SLLSFS8A March   2023  – November 2023 TCAN3413 , TCAN3414

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  ESD Ratings, IEC Transients
    4. 5.4  Recommended Operating Conditions
    5. 5.5  Thermal Characteristics
    6. 5.6  Supply Characteristics
    7. 5.7  Dissipation Ratings
    8. 5.8  Electrical Characteristics
    9. 5.9  Switching Characteristics
    10. 5.10 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Pin Descripton
        1. 7.3.1.1 TXD
        2. 7.3.1.2 GND
        3. 7.3.1.3 VCC
        4. 7.3.1.4 RXD
        5. 7.3.1.5 VIO (TCAN3413 only)
        6. 7.3.1.6 CANH and CANL
        7. 7.3.1.7 STB (Standby)
        8. 7.3.1.8 SHDN (Shutdown)
      2. 7.3.2 CAN Bus States
      3. 7.3.3 TXD Dominant Timeout (DTO)
      4. 7.3.4 CAN Bus short-circuit current limiting
      5. 7.3.5 Thermal Shutdown (TSD)
      6. 7.3.6 Undervoltage Lockout
      7. 7.3.7 Unpowered Device
      8. 7.3.8 Floating pins
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operating Modes
      2. 7.4.2 Normal Mode
      3. 7.4.3 Standby Mode
        1. 7.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode
      4. 7.4.4 Shutdown Mode
      5. 7.4.5 Driver and Receiver Function
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
        1. 8.2.1.1 CAN Termination
      2. 8.2.2 Detailed Design Procedures
        1. 8.2.2.1 Bus Loading, Length and Number of Nodes
      3. 8.2.3 Application Curves
    3. 8.3 System Examples
      1. 8.3.1 ISO 11898-2 Compatibility of TCAN341x Family of 3.3-V CAN Transceivers
        1. 8.3.1.1 Introduction
        2. 8.3.1.2 Differential Signal
        3. 8.3.1.3 Common-Mode Signal
        4. 8.3.1.4 Interoperability of 3.3-V CAN in 5-V CAN Systems
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.9 Switching Characteristics

parameters valid over recommended operating conditions with -40℃ ≤ TJ ≤ 150℃ (Typical values are at VCC = 3.3 V, VIO = 3.3 V for TCAN3413, Device ambient maintained at 27℃) unless otherwise noted
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Device Switching Characteristics
tPROP(LOOP1) Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant See Figure 6-4, normal mode, VCC = VIO = 3 V to 3.6 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3414, TCAN3413		 95 180 ns
See Figure 6-4  , normal mode, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3413		 102 190 ns
See Figure 6-4 , normal mode, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3413		 115 210 ns
tPROP(LOOP2) Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive See Figure 6-4 , normal mode, VCC = VIO = 3 V to 3.6 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3414, TCAN3413		 120 180 ns
See Figure 6-4 , normal mode, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3413		 125 190 ns
See Figure 6-4 , normal mode, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF   
TCAN3413		 140 210 ns
tMODE Mode change time, from normal to standby or from standby to normal
See Figure 6-5
 		 30 µs
tSHDN1 Mode change time from normal mode to shutdown mode With TXD = High, Time from SHDN pin (low to high edge 50%) to CANH going from recessive level Vo(rec) to 0.5V 40 µs
tSHDN2 Mode change time from shutdown mode to normal mode With TXD high, time from SHDN pin (high to low edge 50%) to CANH going from 0.5V to Vo(rec) 200 µs
tWK_FILTER Filter time for a valid wake-up pattern See Figure 7-5  0.5 1.8 µs
tWK_TIMEOUT Bus wake-up timeout value 0.8 6 ms
Tstartup Time duration after VCC or VIO hass cleared UV+, and device can resume normal operation 1.5 ms
Tfilter(STB) Filter on STB pin to filter out any glitches 0.5 1 2 µs
Tfilter(SHDN) Filter on SHDN pin to filter out any glitches 0.5 1 2 µs
Driver Switching Characteristics
tprop(TxD-busrec) Propagation delay time, low-to-high TXD edge to driver recessive (dominant to recessive) See Figure 6-2 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = VIO = 3 V to 3.6 V
TCAN3414, TCAN3413		 65 100 ns
See Figure 6-2 ,STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V
TCAN3413		 67 110 ns
See Figure 6-2 ,STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V
TCAN3413		 71 110 ns
tprop(TxD-busdom) Propagation delay time, high-to-low TXD edge to driver dominant (recessive to dominant) See Figure 6-2 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = VIO = 3 V to 3.6 V
TCAN3414, TCAN3413		 46 100 ns
See Figure 6-2 ,STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V
TCAN3413		 48 110 ns
See Figure 6-2 ,STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V
TCAN3413		 53 110 ns
tsk(p) Pulse skew (|tprop(TxD-busrec) - tprop(TxD-busdom)|) , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, See Figure 6-2 18 28 ns
tR Differential output signal rise time See Figure 6-2 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF 32 57 ns
tF Differential output signal fall time 30 50 ns
tTXD_DTO Dominant timeout See Figure 6-6 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF 1.2 4.0 ms
Receiver Switching Characteristics
tprop(busrec-RXD) Propagation delay time, bus recessive input to RXD high output (dominant to recessive) See Figure 6-3 , STB, SHDN = 0 V,
CL(RXD) = 15 pF, VCC = VIO = 3 V to 3.6 V
TCAN3414, TCAN3413		 55 90 ns
See Figure 6-3 , STB, SHDN = 0 V, CL(RXD) = 15 pF, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V
TCAN3413		 60 90 ns
See Figure 6-3 , STB, SHDN = 0 V, CL(RXD) = 15 pF, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V
TCAN3413		 70 102 ns
tprop(busdom-RXD) Propagation delay time, bus dominant input to RXD low output (recessive to dominant) See Figure 6-3 , STB, SHDN = 0 V,
CL(RXD) = 15 pF, VCC = VIO = 3 V to 3.6 V
TCAN3414, TCAN3413		 45 90 ns
See Figure 6-3 , STB, SHDN = 0 V, CL(RXD) = 15 pF, VCC = 3 to 3.6 V, VIO = 2.25 V to 2.75 V
TCAN3413		 51 90 ns
See Figure 6-3 , STB, SHDN = 0 V, CL(RXD) = 15 pF, VCC = 3 to 3.6 V, VIO = 1.71 V to 1.89 V
TCAN3413		 60 100 ns
tR RXD output signal rise time See Figure 6-3 , STB, SHDN = 0 V
CL(RXD) = 15 pF		 10 25 ns
tF RXD output signal fall time 10 28 ns
FD Timing Characteristics
tBIT(BUS) Bit time on CAN bus output pins with tBIT(TXD) = 500 ns See Figure 6-4 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF 450 525 ns
Bit time on CAN bus output pins with tBIT(TXD) = 200 ns 160 205 ns
Bit time on CAN bus output pins with tBIT(TXD) = 125 ns(1) 85 130 ns
tBIT(RXD) Bit time on RXD output pins with tBIT(TXD) = 500 ns See Figure 6-4 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF 410 540 ns
Bit time on RXD output pins with tBIT(TXD) = 200 ns 130 210 ns
Bit time on RXD output pins with tBIT(TXD) = 125 ns(1) 75 135 ns
ΔtREC Receiver timing symmetry with tBIT(TXD) = 500 ns See Figure 6-4 , STB, SHDN = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF
ΔtREC = tBIT(RXD) - tBIT(BUS)		 -50 20 ns
Receiver timing symmetry with tBIT(TXD) = 200 ns -40 10 ns
Receiver timing symmetry with tBIT(TXD) = 125 ns(1) -40 10 ns
(1) Min/Max limits based on characterization.