Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
TDA2x ADAS Applications Processor 23mm Package (ABC Package) Silicon Revision 2.0
1 Device Overview
1.1 Features
- Architecture designed for ADAS applications
- Video, image, and gaphics processing support
- Full-HD video (1920 × 1080p, 60 fps)
- Multiple video input and video output
- Dual Arm®Cortex®-A15 microprocessor subsystem
- Up to two C66x floating-point VLIW DSP
- Fully object-code compatible with C67x and C64x+
- Up to thirty-two 16 × 16-Bit fixed-point multiplies per cycle
- Up to 2.5MB of on-chip L3 RAM
- Level 3 (L3) and level 4 (L4) interconnects
- Two DDR2/DDR3/DDR3L memory interface (EMIF) modules
- Supports up to DDR2-800 and DDR3-1066
- Up to 2GB supported per EMIF
- Dual Arm®Cortex®-M4 Image Orocessing Units (IPU)
- Vision acceleration pac
- Up to four Embedded Vision Engines (EVEs)
- IVA-HD subsystem
- Display subsystem
- Display controller with DMA engine and up to three pipelines
- HDMI™ encoder: HDMI 1.4a and DVI 1.0 compliant
- 2D-graphics accelerator (BB2D) subsystem
- Video Processing Engine (VPE)
- Dual-core PowerVR® SGX544 3D GPU
- Three Video Input Port (VIP) modules
- Support for up to 10 multiplexed input ports
- General-Purpose Memory Controller (GPMC)
- 2-port gigabit ethernet (GMAC)
- Enhanced Direct Memory Access (EDMA) controller
- Dual Controller Area Network (DCAN) modules
- PCI-Express® 3.0 port with integrated PHY
- One 2-lane gen2-compliant port
- or two 1-lane gen2-compliant ports
- Sixteen 32-bit general-purpose timers
- 32-bit MPU watchdog timer
- Ten configurable UART/IrDA/CIR modules
- Four Multichannel Serial Peripheral Interfaces (McSPI)
- Quad SPI interface
- Five Inter-Integrated Circuit (I2C) ports
- SATA interface
- Eight Multichannel Audio Serial Port (McASP) modules
- SuperSpeed USB 3.0 dual-role device
- Three high-speed USB 2.0 dual-role devices
- Four Multimedia Card/Secure Digital/Secure Digital Input Output interfaces (MMC®/SD®/SDIO)
- Up to 247 General-Purpose I/O (GPIO) pins
- Real-Time Clock SubSystem (RTCSS)
- Device security features
- Hardware crypto accelerators and DMA
- Firewalls
- JTAG® lock
- Secure keys
- Secure ROM and boot
- Power, Reset, and Clock Management (PRSM)
- On-chip debug with CTools technology
- Automotive AEC-Q100 qualified
- 28-nm CMOS technology
- 23 mm × 23 mm, 0.8-mm pitch, 760-Pin BGA (ABC)
![](//collector-Dl82I3Ui.perimeterx.net/api/v1/collector/pxPixel.gif?appId=Dl82I3Ui)