SPRS964H June 2016 – February 2020 TDA3LA , TDA3LX , TDA3MA , TDA3MD , TDA3MV
PRODUCTION DATA.
Refer to the PDF data sheet for device specific package drawings
DDR_VREF is the reference voltage for the input buffers on the LPDDR2 memory. DDR_VREF is intended to be half the LPDDR2 power supply voltage and is typically generated with a voltage divider connected to the VDDS_DDR power supply. It should be routed as a nominal 20-mil wide trace with 0.1-µF bypass capacitors near each device connection. Narrowing of DDR_VREF is allowed to accommodate routing congestion.