SBOS780C March 2016 – June 2021 THS3215
PRODUCTION DATA
The THS3215 typically operates on balanced, split supplies. The specifications and characterization plots use ±6 V in most cases. The full operating range for the THS3215 spans ±4 V to ±7.9 V. The input and output stages have separate supply pins that are isolated internally.
The recommended external supply configuration brings ±VCC into the output stage first, then back to the input stage connections through a π-filter comprised of ferrite beads and added decoupling capacitors at +VCC2 (pin 16) and –VCC2 (pin 5). Figure 10-1 shows an example decoupling configuration. This same circuit configuration was used to characterize the D2S + OPS performance in Figure 6-1 to Figure 6-12.
The ferrite bead acts to break the feedback loop from the output stage load currents that re-enter the D2S and midscale buffer stages. Operate the two positive supply pins and the two negative supply pins at the same voltage. Using separate sources on the two pins risks forward-biasing the on-chip parallel diodes that connect the two supply inputs together. +VCC1 (pin 13) and +VCC2 (pin 16) have two parallel diodes that are off if the voltage at the two pins are equal. The same is true for –VCC1 (pin 8) and –VCC2 (pin 5).
The THS3215 provides considerable flexibility in the supply voltage settings. The overriding consideration is always satisfying the required headroom to the supplies on all the I/O paths. The logic controls on PATHSEL (pin 4) and DISABLE (pin 10) are intended to operate ground referenced regardless of supplies used. The ground connection on pin 7 is used to set the reference.
Power savings are certainly possible by operating with only the minimum required supplies for the intended swings at each of the pins. For instance, consider an example design operating with a current-sinking DAC with the input common-mode voltage at 3 V, with an output swing at the D2S output of ±1 V. Looking at just the D2S under these conditions, the minimum positive supply is 3 VCM + the maximum input headroom of 1.5 V to the positive supply + the input signal swing of 0.25 V, resulting in a minimum 4.75 V supply for this operation. The ±1 V output at VO1 (pin 6) along with the D2S output headroom sets the minimum negative supply voltage. The maximum 1.5 V headroom gives a possible minimum negative supply of –2.75 V. However, the minimum operating total of 8 V increases the negative supply to –3.5 V.
If the ±1 V swing is then amplified by the OPS, the output swing and headroom requirements set the minimum operating supply. For instance, if the OPS is operating at a gain of 2.5 V/V, the ±2.5 V output requires a maximum headroom of 1.6 V to either supply. Achieving a 1.6 V headroom requires a minimum balanced supply of ±4.1 V. However, the input stage overrides the positive side because the required minimum is 4.75 V, while the negative increases to –4.1 V. This example of absolute minimum supplies saves power. Using a typical 35-mA quiescent current for all stages, going to the minimum 8.5 V total across the device, uses 310 mW of quiescent power versus the 420 mW if a simple ±6 V supply is applied. However, ac performance degrades with the lower headroom. For more power-sensitive applications, consider adjusting the supplies to the minimum required on each side.