SLLSFQ8 January 2024 THVD9491-SEP
ADVANCE INFORMATION
Refer to the PDF data sheet for device specific package drawings
The receivers are fail-safe to invalid bus states caused by the following:
In any of these cases, the receiver outputs a fail-safe logic high state if the input amplitude stays for longer than tD(OFS) at less than |VTH_FSH|.