SLAS647C December   2009  – May 2016 TLV320AIC3110

PRODUCTION DATA.  

  1. 1 Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2 Revision History
  3. 3  Device Comparison
  4. 4 Pin Configuration and Functions
    1. 4.1 Pin Attributes
  5. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics
    6. 5.6  Power Dissipation Ratings
    7. 5.7  I2S, LJF, and RJF Timing in Master Mode
    8. 5.8  I2S, LJF, and RJF Timing in Slave Mode
    9. 5.9  DSP Timing in Master Mode
    10. 5.10 DSP Timing in Slave Mode
    11. 5.11 I2C Interface Timing
    12. 5.12 Typical Characteristics
      1. 5.12.1 Audio ADC Performance
      2. 5.12.2 DAC Performance
      3. 5.12.3 Class-D Speaker Driver Performance
      4. 5.12.4 Analog Bypass Performance H
      5. 5.12.5 MICBIAS Performance H
  6. 6 Parameter Measurement Information
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Power-Supply Sequence
      2. 7.3.2  Reset
      3. 7.3.3  Device Start-Up Lockout Times
      4. 7.3.4  PLL Start-Up
      5. 7.3.5  Power-Stage Reset
      6. 7.3.6  Software Power Down
      7. 7.3.7  Audio Analog I/O
      8. 7.3.8  Digital Processing Low-Power Modes
        1. 7.3.8.1 ADC, Mono, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V
        2. 7.3.8.2 ADC, Mono, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V
        3. 7.3.8.3 DAC Playback on Headphones, Stereo, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V
        4. 7.3.8.4 DAC Playback on Headphones, Mono, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V
        5. 7.3.8.5 DAC Playback on Headphones, Stereo, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V
        6. 7.3.8.6 DAC Playback on Headphones, Mono, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V
        7. 7.3.8.7 DAC Playback on Headphones, Stereo, 192 kHz, DVDD = 1.8 V, AVDD = 3.3 V, HPVDD = 3.3 V
        8. 7.3.8.8 DAC Playback on Line Out (10 k-Ω load), Stereo, 48 kHz, DVDD = 1.8 V, AVDD = 3 V, HPVDD = 3 V
      9. 7.3.9  Audio ADC and Analog Inputs
        1. 7.3.9.1 MICBIAS and Microphone Preamplifier
        2. 7.3.9.2 Automatic Gain Control (AGC)
        3. 7.3.9.3 Delta-Sigma ADC
        4. 7.3.9.4 ADC Decimation Filtering and Signal Processing
          1. 7.3.9.4.1 ADC Processing Blocks
          2. 7.3.9.4.2 ADC Processing Blocks - Signal Chain Details
            1. 7.3.9.4.2.1 First-Order IIR, AGC, Filter A
            2. 7.3.9.4.2.2 Five Biquads, First-Order IIR, AGC, Filter A
            3. 7.3.9.4.2.3 25-Tap FIR, First-Order IIR, AGC, Filter A
            4. 7.3.9.4.2.4 First-Order IIR, AGC, Filter B
            5. 7.3.9.4.2.5 Three Biquads, First-Order IIR, AGC, Filter B
            6. 7.3.9.4.2.6 20-Tap FIR, First-Order IIR, AGC, Filter B
            7. 7.3.9.4.2.7 First-Order IIR, AGC, Filter C
            8. 7.3.9.4.2.8 Five Biquads, First-Order IIR, AGC, Filter C
            9. 7.3.9.4.2.9 25-Tap FIR, First-Order IIR, AGC, Filter C
          3. 7.3.9.4.3 User-Programmable Filters
            1. 7.3.9.4.3.1 First-Order IIR Section
            2. 7.3.9.4.3.2 Biquad Section
            3. 7.3.9.4.3.3 FIR Section
          4. 7.3.9.4.4 ADC Digital Decimation Filter Characteristics
            1. 7.3.9.4.4.1 Decimation Filter A
            2. 7.3.9.4.4.2 Decimation Filter B
            3. 7.3.9.4.4.3 Decimation Filter C
          5. 7.3.9.4.5 ADC Data Interface
        5. 7.3.9.5 Updating ADC Digital Filter Coefficients During Record
        6. 7.3.9.6 Digital Microphone Function
        7. 7.3.9.7 DC Measurement
      10. 7.3.10 Audio DAC and Audio Analog Outputs
        1. 7.3.10.1  DAC
          1. 7.3.10.1.1 DAC Processing Blocks
          2. 7.3.10.1.2 DAC Processing Blocks — Details
            1. 7.3.10.1.2.1  Three Biquads, Filter A
            2. 7.3.10.1.2.2  Six Biquads, First-Order IIR, DRC, Filter A or B
            3. 7.3.10.1.2.3  Six Biquads, First-Order IIR, Filter A or B
            4. 7.3.10.1.2.4  IIR, Filter B or C
            5. 7.3.10.1.2.5  Four Biquads, DRC, Filter B
            6. 7.3.10.1.2.6  Four Biquads, Filter B
            7. 7.3.10.1.2.7  Four Biquads, First-Order IIR, DRC, Filter C
            8. 7.3.10.1.2.8  Four Biquads, First-Order IIR, Filter C
            9. 7.3.10.1.2.9  Two Biquads, 3D, Filter A
            10. 7.3.10.1.2.10 Five Biquads, DRC, 3D, Filter A
            11. 7.3.10.1.2.11 Five Biquads, DRC, 3D, Beep Generator, Filter A
          3. 7.3.10.1.3 DAC User-Programmable Filters
            1. 7.3.10.1.3.1 First-Order IIR Section
            2. 7.3.10.1.3.2 Biquad Section
          4. 7.3.10.1.4 DAC Interpolation Filter Characteristics
            1. 7.3.10.1.4.1 Interpolation Filter A
            2. 7.3.10.1.4.2 Interpolation Filter B
            3. 7.3.10.1.4.3 Interpolation Filter C
        2. 7.3.10.2  DAC Digital-Volume Control
        3. 7.3.10.3  Volume Control Pin
        4. 7.3.10.4  Dynamic Range Compression
          1. 7.3.10.4.1 DRC Threshold
          2. 7.3.10.4.2 DRC Hysteresis
          3. 7.3.10.4.3 DRC Hold Time
          4. 7.3.10.4.4 DRC Attack Rate
          5. 7.3.10.4.5 DRC Decay Rate
          6. 7.3.10.4.6 Example Setup for DRC
        5. 7.3.10.5  Headset Detection
        6. 7.3.10.6  Interrupts
        7. 7.3.10.7  Key-Click Functionality With Digital Sine-Wave Generator (PRB_P25)
        8. 7.3.10.8  Programming DAC Digital Filter Coefficients
        9. 7.3.10.9  Updating DAC Digital Filter Coefficients During PLAY
        10. 7.3.10.10 Digital Mixing and Routing
        11. 7.3.10.11 Analog Audio Routing
          1. 7.3.10.11.1 Analog Output Volume Control
          2. 7.3.10.11.2 Headphone Analog-Output Volume Control
          3. 7.3.10.11.3 Class-D Speaker Analog Output Volume Control
        12. 7.3.10.12 Analog Outputs
          1. 7.3.10.12.1 Headphone Drivers
          2. 7.3.10.12.2 Speaker Drivers
        13. 7.3.10.13 Audio-Output Stage-Power Configurations
        14. 7.3.10.14 Example Register Setup to Play Digital Data Through DAC and Headphone/Speaker Outputs
      11. 7.3.11 CLOCK Generation and PLL
        1. 7.3.11.1 PLL
      12. 7.3.12 Timer
      13. 7.3.13 Digital Audio and Control Interface
        1. 7.3.13.1 Digital Audio Interface
          1. 7.3.13.1.1 Right-Justified Mode
          2. 7.3.13.1.2 Left-Justified Mode
          3. 7.3.13.1.3 I2S Mode
          4. 7.3.13.1.4 DSP Mode
        2. 7.3.13.2 Primary and Secondary Digital Audio Interface Selection
        3. 7.3.13.3 Control Interface
          1. 7.3.13.3.1 I2C Control Mode
    4. 7.4 Register Map
      1. 7.4.1 TLV320AIC3110 Register Map
      2. 7.4.2 Registers
        1. 7.4.2.1 Control Registers, Page 0 (Default Page): Clock Multipliers, Dividers, Serial Interfaces, Flags, Interrupts, and GPIOs
        2. 7.4.2.2 Control Registers, Page 1: DAC and ADC Routing, PGA, Power-Controls, and MISC Logic-Related Programmability
        3. 7.4.2.3 Control Registers, Page 3: MCLK Divider for Programmable Delay Timer
        4. 7.4.2.4 Control Registers, Page 4: ADC Digital Filter Coefficients
        5. 7.4.2.5 Control Registers, Page 8: DAC Digital Filter Coefficients
        6. 7.4.2.6 Control Registers, Page 9: DAC Digital Filter Coefficients
        7. 7.4.2.7 Control Registers, Page 12: DAC Programmable Coefficients Buffer B (1:63)
        8. 7.4.2.8 Control Registers, Page 13: DAC Programmable Coefficients RAM Buffer B (65:127)
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Community Resources
    2. 11.2 Trademarks
    3. 11.3 Electrostatic Discharge Caution
    4. 11.4 Glossary
  12. 12Mechanical Packaging and Orderable Information
    1. 12.1 Packaging Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
AVDD to AVSS –0.3 3.9 V
DVDD to DVSS –0.3 2.5 V
HPVDD to HPVSS –0.3 3.9 V
SPLVDD to SPLVSS –0.3 6 V
SPRVDD to SPRVSS –0.3 6 V
IOVDD to IOVSS –0.3 3.9 V
Digital input voltage IOVSS – 0.3 IOVDD + 0.3 V
Analog input voltage AVSS – 0.3 AVDD + 0.3 V
Operating temperature –40 85 °C
Junction temperature (TJ Max) 105 °C
Storage temperature, Tstg –55 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2500 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±1000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
AVDD(2) Power-supply voltage range Referenced to AVSS(1) 2.7 3.3 3.6 V
DVDD Referenced to DVSS (1) 1.65 1.8 1.95
HPVDD Referenced to HPVSS(1) 2.7 3.3 3.6
SPLVDD(2) Referenced to SPLVSS(1) 2.7 5.5
SPRVDD(2) Referenced to SPRVSS(1) 2.7 5.5
IOVDD Referenced to IOVSS(1) 1.1 3.3 3.6
Speaker impedance Resistance applied across class-D ouput pins (BTL) 8 Ω
Headphone impedance AC coupled to RL 16 Ω
VI Analog audio full-scale input voltage AVDD = 3.3 V, single-ended 0.707 VRMS
Stereo-line output load impedance AC coupled to RL 10 kΩ
MCLK(3) Master clock frequency IOVDD = 3.3 V 50 MHz
SCL SCL clock frequency 400 kHz
TA Operating free-air temperature –40 85 °C
(1) All grounds on board are tied together, so they must not differ in voltage by more than 0.2-V maximum for any combination of ground signals. Ensure a low-impedance connection between HPVSS and DVSS through the use of a wide trace or ground plane,.
(2) To minimize battery-current leakage, the SPLVDD and SPRVDD voltage levels must not be below the AVDD voltage level.
(3) The maximum input frequency must be 50 MHz for any digital pin used as a general-purpose clock.

5.4 Thermal Information

THERMAL METRIC(1) TLV320AIC3110 UNIT
RHB (VQFN)
32 PINS
RθJA Junction-to-ambient thermal resistance 32.7 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 23.3 °C/W
RθJB Junction-to-board thermal resistance 6.6 °C/W
ψJT Junction-to-top characterization parameter 0.3 °C/W
ψJB Junction-to-board characterization parameter 6.5 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 2.0 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

At 25°C, AVDD = HPVDD = IOVDD = 3.3 V, SPLVDD = SPRVDD = 3.6 V; DVDD = 1.8 V; fS (audio) = 48 kHz; CODEC_CLKIN = 256 × fS; PLL = Off; VOL/MICDET pin disabled (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INTERNAL OSCILLATOR-RC_CLK
Oscillator frequency for SAR 8.2 MHz
VOLUME CONTROL PIN (ADC); VOL/MICDET pin enabled
Input voltage range VOL/MICDET pin configured as volume control (page 0 / register 116, bit D7 = 1 and page 0 / register 67, bit D7 = 0) 0 0.5 × AVDD V
Input capacitance 2 pF
Volume control steps 128 Steps
AUDIO ADC
Microphone Input to ADC, 984-Hz Sine-Wave Input, fS = 48 kHz, AGC = OFF
Input signal level (0-dB) MIC with R1 = 20 kΩ (page 1 / register 48 and register 49, bits D7-D6) 0.707 VRMS
SNR Signal-to-noise ratio fS = 48 kHz, 0-dB PGA gain, MIC input AC-shorted to ground; measured as idle-channel noise, A-weighted(1) (2) 80 91 dB
Dynamic range fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –60-dBFS input applied, referenced to 0.707-VRMS input, A-weighted(1) (2) 91 dB
THD+N Total harmonic distortion + noise fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –2 dBFS input applied, referenced to 0.707-VRMS input –85 –70 dB
THD Total harmonic distortion fS = 48 kHz, 0-dB PGA gain, MIC input 1 kHz at –2 dBFS input applied, referenced to 0.707-VRMS input –91 dB
Input capacitance MIC input 2 pF
Microphone Bias
Voltage output Page 1 / register 46, bits D1–D0 = 10 2.25 2.5 2.75 V
Page 1 / register 46, bits D1–D0 = 01 2
Voltage regulation At 4-mA load current, page 1 / register 46, bits D1–D0 = 10 (MICBIAS = 2.5 V) 5 mV
At 4-mA load current, page 1 / register 46, bits D1–D0 = 01 (MICBIAS = 2 V) 7
Audio ADC Digital Decimation Filter Characteristics
See Section 7.3.9.4.4 for audio ADC decimation filter characteristics.
AUDIO DAC
DAC HEADPHONE OUTPUT, AC-coupled load = 16 Ω (single-ended), driver gain = 0 dB, parasitic capacitance = 30 pF
Full-scale output voltage (0 dB) Output common-mode setting = 1.65 V 0.707 VRMS
SNR Signal-to-noise ratio Measured as idle-channel noise, A-weighted(1) (2) 80 95 dB
THD Total harmonic distortion 0-dBFS input –85 –65 dB
THD+N Total harmonic distortion + noise 0-dBFS input –82 –60 dB
Mute attenuation 87 dB
PSRR Power-supply rejection ratio(4) Ripple on HPVDD (3.3 V) = 200 mVp-p at 1 kHz –62 dB
PO Maximum output power RL = 32 Ω, THD+N = –60 dB 20 mW
RL = 16 Ω, THD+N = –60 dB 60
DAC LINEOUT (HP Driver in Lineout Mode)
SNR Signal-to-noise ratio Measured as idle-channel noise, A-weighted 95 dB
THD Total harmonic distortion 0-dBFS input, 0-dB gain –86 dB
THD+N Total harmonic distortion + noise 0-dBFS input, 0-dB gain –83 dB
DAC Digital Interpolation Filter Characteristics
See Section 7.3.10.1.4 for DAC interpolation filter characteristics.
DAC OUTPUT to CLASS-D SPEAKER OUTPUT; Load = 8 Ω (differential), 50 pF
Output voltage SPLVDD = SPRVDD = 3.6 V, BTL measurement, DAC input = 0 dBFS, DAC CM (page 1 / register 31, bits D4–D3) = 1.65 V, class-D gain = 6 dB, THD = –16.5 dB 2.2 VRMS
SPLVDD = SPRVDD = 3.6 V, BTL measurement, DAC input = –2 dBFS, DAC CM (page 1 / register 31, bits D4–D3) = 1.65 V, class-D gain = 6 dB, THD = –20 dB 2.1
Output, common-mode SPLVDD = SPRVDD = 3.6 V, BTL measurement, DAC input = mute, class-D gain = 6 dB 1.8 V
SNR Signal-to-noise ratio SPLVDD = SPRVDD = 3.6 V, BTL measurement, class-D gain = 6 dB, measured as idle-channel noise, A-weighted (with respect to full-scale output value of 2.2 VRMS)(1) (2) 87 dB
THD Total harmonic distortion SPLVDD = SPRVDD = 3.6 V, BTL measurement, CM = 1.8 V, DAC input = –6 dBFS, class-D gain = 6 dB –67 dB
THD+N Total harmonic distortion + noise SPLVDD = SPRVDD = 3.6 V, BTL measurement, CM = 1.8 V, DAC input = –6 dBFS, class-D gain = 6 dB –66 dB
PSRR Power-supply rejection ratio(3) SPLVDD = SPRVDD = 3.6 V, BTL measurement, ripple on SPLVDD/SPRVDD = 200 mVp-p at 1 kHz –44 dB
Mute attenuation 110 dB
PO Maximum output power SPLVDD = SPRVDD = 3.6 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 540 mW
SPLVDD = SPRVDD = 4.3 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 790 mW
SPLVDD = SPRVDD = 5.5 V, BTL measurement, CM = 1.8 V, class-D gain = 18 dB, THD = 10% 1.29 W
Output-stage leakage current for direct battery connection SPLVDD = SPRVDD = 4.3 V, device is powered down (power-up-reset condition) 80 nA
ADC and DAC POWER CONSUMPTION
For ADC and DAC power consumption based per selected processing block, see Section 7.3.8.
DIGITAL INPUT/OUTPUT
Logic family CMOS
VIH Logic Level IIH = 5 µA, IOVDD = 1.6 V 0.7 × IOVDD V
IIH = 5 µA, IOVDD = 1.6 V IOVDD
VIL IIL = 5 µA, IOVDD = 1.6 V –0.3 0.3 × IOVDD
IIL = 5 µA, IOVDD = 1.6 V 0
VOH IOH = 2 TTL loads 0.8 × IOVDD
VOL IOL = 2 TTL loads 0.1 × IOVDD
Capacitive load 10 pF
(1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.
(3) DAC to speaker-out PSRR is a differential measurement calculated as PSRR = 20 × log(ΔVSPL(P + M) / ΔVSPLVDD).
(4) DAC to headphone-out PSRR measurement is calculated as PSRR = 20 × log(ΔVHPL / ΔVHPVDD).

5.6 Power Dissipation Ratings

This data was taken using 2-oz. (0,071-mm thick) trace and copper pad that is soldered to a JEDEC high-K, standard 4-layer 3-inch × 3-inch (7,62-cm × 7,62-cm) PCB.
Power Rating at 25°C Derating Factor Power Rating at 70°C Power Rating at 85°C
2.3 W 28.57 mW/°C 1 W 0.6 W

5.7 I2S, LJF, and RJF Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-1.
PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNIT
MIN MAX MIN MAX
td(WS) WCLK delay 45 20 ns
td(DO-WS) WCLK to DOUT delay (for LJF mode only) 45 20 ns
td(DO-BCLK) BCLK to DOUT delay 45 20 ns
ts(DI) DIN setup 8 6 ns
th(DI) DIN hold 8 6 ns
tr Rise time 25 10 ns
tf Fall time 25 10 ns

5.8 I2S, LJF, and RJF Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-2.
PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNIT
MIN MAX MIN MAX
tH(BCLK) BCLK high period 35 35 ns
tL(BCLK) BCLK low period 35 35 ns
ts(WS) WCLK setup 8 6 ns
th(WS) WCLK hold 8 6 ns
td(DO-WS) WCLK to DOUT delay (for LJF mode only) 45 20 ns
td(DO-BCLK) BCLK to DOUT delay 45 20 ns
ts(DI) DIN setup 8 6 ns
th(DI) DIN hold 8 6 ns
tr Rise time 4 4 ns
tf Fall time 4 4 ns

5.9 DSP Timing in Master Mode

All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-3.
PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNIT
MIN MAX MIN MAX
td(WS) WCLK delay 45 20 ns
td(DO-BCLK) BCLK to DOUT delay 45 20 ns
ts(DI) DIN setup 8 8 ns
th(DI) DIN hold 8 8 ns
tr Rise time 25 10 ns
tf Fall time 25 10 ns

5.10 DSP Timing in Slave Mode

All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization but not tested at final test. See Figure 5-4.
PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNIT
MIN MAX MIN MAX
tH(BCLK) BCLK high period 35 35 ns
tL(BCLK) BCLK low period 35 35 ns
ts(WS) WCLK setup 8 8 ns
th(WS) WCLK hold 8 8 ns
td(DO-BCLK) BCLK to DOUT delay 45 20 ns
ts(DI) DIN setup 8 8 ns
th(DI) DIN hold 8 8 ns
tr Rise time 4 4 ns
tf Fall time 4 4 ns

5.11 I2C Interface Timing

All specifications at 25°C, DVDD = 1.8 V. Note: All timing specifications are measured at characterization.See Figure 5-5.
PARAMETER Standard Mode Fast Mode UNIT
MIN TYP MAX MIN TYP MAX
fSCL SCL clock frequency 0 100 0 400 kHz
tHD;STA Hold time (repeated) START condition. After this period, the first clock pulse is generated. 4 0.8 μs
tLOW LOW period of the SCL clock 4.7 1.3 μs
tHIGH HIGH period of the SCL clock 4 0.6 μs
tSU;STA Setup time for a repeated START condition 4.7 0.8 μs
tHD;DAT Data hold time: for I2C bus devices 0 3.45 0 0.9 μs
tSU;DAT Data set-up time 250 100 ns
tr SDA and SCL rise time 1000 20 + 0.1Cb 300 ns
tf SDA and SCL fall time 300 20 + 0.1Cb 300 ns
tSU;STO Set-up time for STOP condition 4 0.8 μs
tBUF Bus free time between a STOP and START condition 4.7 1.3 μs
Cb Capacitive load for each bus line 400 400 pF
TLV320AIC3110 t0145-08_las644.gif Figure 5-1 I2S/LJF/RJF Timing in Master Mode
TLV320AIC3110 t0145-09_las644.gif Figure 5-2 I2S/LJF/RJF Timing in Slave Mode
TLV320AIC3110 t0146-07_las644.gif Figure 5-3 DSP Timing in Master Mode
TLV320AIC3110 t0146-08_las644.gif Figure 5-4 DSP Timing in Slave Mode
TLV320AIC3110 t0295-02_las550.gif Figure 5-5 I2C Interface Timing Diagram

5.12 Typical Characteristics

5.12.1 Audio ADC Performance

TLV320AIC3110 g018_las644.gif Figure 5-6 FFT – ADC Idle Channel Differential
TLV320AIC3110 g017_las644.gif Figure 5-8 FFT – ADC Differential Input
TLV320AIC3110 g028_las644.gif Figure 5-10 Frequency Response, Audio ADC Channel
TLV320AIC3110 g019_las644.gif Figure 5-7 FFT – ADC Single-Ended Input
TLV320AIC3110 g020_las644.gif Figure 5-9 FFT – ADC Idle Channel, Single-Ended
TLV320AIC3110 g022_las644.gif Figure 5-11 Audio ADC Channel

5.12.2 DAC Performance

TLV320AIC3110 g023_las644.gif Figure 5-12 Amplitude vs Frequency
FFT – DAC to Line Output
TLV320AIC3110 g025_las644.gif Figure 5-14 Total Harmonic Distortion + Noise vs Output Power
Headphone Output Power
TLV320AIC3110 g026_las644.gif Figure 5-13 Amplitude vs Frequency
FFT – DAC to Headphone Output

5.12.3 Class-D Speaker Driver Performance

TLV320AIC3110 g014_las644.gif Figure 5-15 Total Harmonic Distortion + Noise vs Output Power
Max Class-D Speaker-Driver Output Power
TLV320AIC3110 g015_las644.gif Figure 5-16 Total Harmonic Distortion + Noise vs Output Power
Class-D Speaker-Driver Output Power

5.12.4 Analog Bypass Performance
H

TLV320AIC3110 g024_las644.gif Figure 5-17 Amplitude vs Frequency
FFT – Line-In Bypass to Line Output
TLV320AIC3110 g027_las644.gif Figure 5-18 Amplitude vs Frequency
FFT – Line-In Bypass to Headphone Output

5.12.5 MICBIAS Performance
H

TLV320AIC3110 g016_las644.gif Figure 5-19 Voltage vs Current
MICBIAS