SLAS666B January 2010 – October 2018 TLV320DAC3101
PRODUCTION DATA.
Whenever the PLL is powered up, a start-up delay of approximately of 10 ms occurs after the power-up command of the PLL and before the clocks are available to the codec. This delay is to ensure stable operation of the PLL and clock-divider logic.