SNIS227C May 2021 – June 2022 TMP126-Q1
PRODUCTION DATA
Figure 8-9 shows an overview of the TMP126-Q1 protocol. The CS pin must be taken low between communication transactions. Data is clocked out on the falling edge of the serial clock (SCLK), while data is clocked in on the rising edge of SCLK. The 16-bit write words are latched to the respective registers after the 16th rising clock edge including during burst write mode. If a software reset is enabled, the device will immediately reset after the 16th rising clock edge and will not respond to SPI communication until a new falling edge of the CS is observed. If a software reset is triggered during burst write, any data after the configuration register write will be ignored. The SIO buffer is high impedance during reset.
Each transaction with the TMP126-Q1 will consist of a command word, followed by the data block, and the optional CRC that is enabled in the command word.