SPRS814D March 2012 – October 2019 TMS320C6655 , TMS320C6657
PRODUCTION DATA.
Refer to the PDF data sheet for device specific package drawings
The CPU interrupts on the C665x device are configured through the C66x CorePac Interrupt Controller. The interrupt controller allows for up to 128 system events to be programmed to any of the 12 CPU interrupt inputs (CPUINT4–CPUINT15), the CPU exception input (EXCEP), or the advanced emulation logic. The 128 system events consist of both internally-generated events (within the CorePac) and chip-level events.
Additional system events are routed to each of the C66x CorePacs to provide chip-level events that are not required as CPU interrupts/exceptions to be routed to the interrupt controller as emulation events. In addition, error-class events or infrequently used events are also routed through the system event router to offload the C66x CorePac interrupt selector. This is accomplished through CIC blocks, CIC[2:0]. This is clocked using CPU/6.
The event controllers consist of simple combination logic to provide additional events to the C66x CorePacs, plus the EDMA3_CC and CIC0 provide 12 additional events as well as 8 broadcast events to the C66x CorePacs. CIC1 provides 18 additional events to EDMA3_CC, and CIC2 provides 32 additional events to HyperLink.
There are numerous events on the chip-level. The chip-level CIC provides a flexible way to combine and remap those events. Multiple events can be combined to a single event through chip-level CIC. However, an event can be mapped only to a single event output from the chip-level CIC. The chip-level CIC also allows the software to trigger system events through memory writes. The broadcast events to C66x CorePacs can be used for synchronization among multiple cores, interprocessor communication purposes, and so forth. For more details on the CIC features, see the Chip Interrupt Controller (CIC) for KeyStone Devices User's Guide.
NOTE
Modules such as MPU, Tracer, and BOOT_CFG have level interrupts and an EOI handshaking interface. The EOI value is 0 for MPU, Tracer, and BOOT_CFG.
Figure 6-18 shows the C665x interrupt topology.
Table 6-26 shows the mapping of system events. For more information on the Interrupt Controller, see the C66x CorePac User's Guide.
INPUT EVENT NUMBER | INTERRUPT EVENT | DESCRIPTION |
---|---|---|
0 | EVT0 | Event combiner 0 output |
1 | EVT1 | Event combiner 1 output |
2 | EVT2 | Event combiner 2 output |
3 | EVT3 | Event combiner 3 output |
4 | TETBHFULLINTn(1) | TETB is half full |
5 | TETBFULLINTn(1) | TETB is full |
6 | TETBACQINTn(1) | Acquisition has been completed |
7 | TETBOVFLINTn(1) | Overflow condition interrupt |
8 | TETBUNFLINTn(1) | Underflow condition interrupt |
9 | EMU_DTDMA | ECM interrupt for:
|
10 | MSMC_mpf_errorn(2) | Memory protection fault indicators for local core |
11 | EMU_RTDXRX | RTDX receive complete |
12 | EMU_RTDXTX | RTDX transmit complete |
13 | IDMA0 | IDMA channel 0 interrupt |
14 | IDMA1 | IDMA channel 1 interrupt |
15 | SEMERRn(3) | Semaphore error interrupt |
16 | SEMINTn(3) | Semaphore interrupt |
17 | PCIExpress_MSI_INTn(4) | Message signaled interrupt mode |
18 | PCIExpress_MSI_INTn+4(4) | Message signaled interrupt mode |
19 | MACINTn(9) | EMAC interrupt |
20 | INTDST(n+16)(5) | SRIO Interrupt |
21 | INTDST(n+20)(6) | SRIO Interrupt |
22 | CIC0_OUT(0+20*n)(7) | Interrupt Controller Output |
23 | CIC0_OUT(1+20*n)(7) | Interrupt Controller Output |
24 | CIC0_OUT(2+20*n)(7) | Interrupt Controller Output |
25 | CIC0_OUT(3+20*n)(7) | Interrupt Controller Output |
26 | CIC0_OUT(4+20*n)(7) | Interrupt Controller Output |
27 | CIC0_OUT(5+20*n)(7) | Interrupt Controller Output |
28 | CIC0_OUT(6+20*n)(7) | Interrupt Controller Output |
29 | CIC0_OUT(7+20*n)(7) | Interrupt Controller Output |
30 | CIC0_OUT(8+20*n)(7) | Interrupt Controller Output |
31 | CIC0_OUT(9+20*n)(7) | Interrupt Controller Output |
32 | QM_INT_LOW_0 | QM Interrupt for 0~31 Queues |
33 | QM_INT_LOW_1 | QM Interrupt for 32~63 Queues |
34 | QM_INT_LOW_2 | QM Interrupt for 64~95 Queues |
35 | QM_INT_LOW_3 | QM Interrupt for 96~127 Queues |
36 | QM_INT_LOW_4 | QM Interrupt for 128~159 Queues |
37 | QM_INT_LOW_5 | QM Interrupt for 160~191 Queues |
38 | QM_INT_LOW_6 | QM Interrupt for 192~223 Queues |
39 | QM_INT_LOW_7 | QM Interrupt for 224~255 Queues |
40 | QM_INT_LOW_8 | QM Interrupt for 256~287 Queues |
41 | QM_INT_LOW_9 | QM Interrupt for 288~319 Queues |
42 | QM_INT_LOW_10 | QM Interrupt for 320~351 Queues |
43 | QM_INT_LOW_11 | QM Interrupt for 352~383 Queues |
44 | QM_INT_LOW_12 | QM Interrupt for 384~415 Queues |
45 | QM_INT_LOW_13 | QM Interrupt for 416~447 Queues |
46 | QM_INT_LOW_14 | QM Interrupt for 448~479 Queues |
47 | QM_INT_LOW_15 | QM Interrupt for 480~511 Queues |
48 | QM_INT_HIGH_n(7) | QM Interrupt for Queue 704+n(7) |
49 | QM_INT_HIGH_(n+4)(7) | QM Interrupt for Queue 708+n(7) |
50 | QM_INT_HIGH_(n+8)(7) | QM Interrupt for Queue 712+n(7) |
51 | QM_INT_HIGH_(n+12)(7) | QM Interrupt for Queue 716+n(7) |
52 | QM_INT_HIGH_(n+16)(7) | QM Interrupt for Queue 720+n(7) |
53 | QM_INT_HIGH_(n+20)(7) | QM Interrupt for Queue 724+n(7) |
54 | QM_INT_HIGH_(n+24)(7) | QM Interrupt for Queue 728+n(7) |
55 | QM_INT_HIGH_(n+28)(7) | QM Interrupt for Queue 732+n(7) |
56 | CIC0_OUT40 | Interrupt Controller Output |
57 | CIC0_OUT41 | Interrupt Controller Output |
58 | CIC0_OUT42 | Interrupt Controller Output |
59 | CIC0_OUT43 | Interrupt Controller Output |
60 | CIC0_OUT44 | Interrupt Controller Output |
61 | CIC0_OUT45 | Interrupt Controller Output |
62 | CIC0_OUT46 | Interrupt Controller Output |
63 | CIC0_OUT47 | Interrupt Controller Output |
64 | TINTLn(8) | Local timer interrupt low |
65 | TINTHn(8) | Local timer interrupt high |
66 | TINT2L | Timer2 interrupt low |
67 | TINT2H | Timer2 interrupt high |
68 | TINT3L | Timer3 interrupt low |
69 | TINT3H | Timer3 interrupt high |
70 | PCIExpress_MSI_INTn+2(4) | Message signaled interrupt mode |
71 | PCIExpress_MSI_INTn+6(4) | Message signaled interrupt mode |
72 | GPINT2 | GPIO interrupt |
73 | GPINT3 | GPIO interrupt |
74 | MACINTn+2(9) | EMAC interrupt |
75 | MACTXINTn+2(9) | EMAC interrupt |
76 | MACTRESHn+2(9) | EMAC interrupt |
77 | MACRXINTn+2(9) | EMAC interrupt |
78 | GPINT4 | GPIO interrupt |
79 | GPINT5 | GPIO interrupt |
80 | GPINT6 | GPIO interrupt |
81 | GPINT7 | GPIO interrupt |
82 | GPINT8 | GPIO interrupt |
83 | GPINT9 | GPIO interrupt |
84 | GPINT10 | GPIO interrupt |
85 | GPINT11 | GPIO interrupt |
86 | GPINT12 | GPIO interrupt |
87 | GPINT13 | GPIO interrupt |
88 | GPINT14 | GPIO interrupt |
89 | GPINT15 | GPIO interrupt |
90 | IPC_LOCAL | Inter DSP interrupt from IPCGRn |
91 | GPINTn(10) | Local GPIO interrupt |
92 | CIC0_OUT(10+20*n)(7) | Interrupt Controller Output |
93 | CIC0_OUT(11+20*n)(7) | Interrupt Controller Output |
94 | MACTXINTn(9) | EMAC interrupt |
95 | MACTRESHn(9) | EMAC interrupt |
96 | INTERR | Dropped CPU interrupt event |
97 | EMC_IDMAERR | Invalid IDMA parameters |
98 | Reserved | |
99 | MACRXINTn(9) | EMAC interrupt |
100 | EFIINTA | EFI Interrupt from side A |
101 | EFIINTB | EFI Interrupt from side B |
102 | QM_INT_HIGH_(n+2)(7) | QM Interrupt for Queue 706+n(7) |
103 | QM_INT_HIGH_(n+6)(7) | QM Interrupt for Queue 710+n(7) |
104 | QM_INT_HIGH_(n+10)(7) | QM Interrupt for Queue 714+n(7) |
105 | QM_INT_HIGH_(n+14)(7) | QM Interrupt for Queue 718+n(7) |
106 | QM_INT_HIGH_(n+18)(7) | QM Interrupt for Queue 722+n(7) |
107 | QM_INT_HIGH_(n+22)(7) | QM Interrupt for Queue 726+n(7) |
108 | QM_INT_HIGH_(n+26)(7) | QM Interrupt for Queue 730+n(7) |
109 | QM_INT_HIGH_(n+30)(7) | QM Interrupt for Queue 734+n(7) |
110 | MDMAERREVT | VbusM error event |
111 | Reserved | |
112 | INTDST(n+18)(11) | SRIO Interrupt |
113 | PMC_ED | Single bit error detected during DMA read |
114 | INTDST(n+22)(12) | SRIO Interrupt |
115 | EDMA3_CC_AETEVT | EDMA3 CC AET Event |
116 | UMC_ED1 | Corrected bit error detected |
117 | UMC_ED2 | Uncorrected bit error detected |
118 | PDC_INT | Power down sleep interrupt |
119 | SYS_CMPA | SYS CPU memory protection fault event |
120 | PMC_CMPA | PMC CPU memory protection fault event |
121 | PMC_DMPA | PMC DMA memory protection fault event |
122 | DMC_CMPA | DMC CPU memory protection fault event |
123 | DMC_DMPA | DMC DMA memory protection fault event |
124 | UMC_CMPA | UMC CPU memory protection fault event |
125 | UMC_DMPA | UMC DMA memory protection fault event |
126 | EMC_CMPA | EMC CPU memory protection fault event |
127 | EMC_BUSERR | EMC bus error interrupt |
INPUT EVENT NO. ON CIC | SYSTEM INTERRUPT | DESCRIPTION |
---|---|---|
0 | GPINT16 | GPIO interrupt |
1 | GPINT17 | GPIO interrupt |
2 | GPINT18 | GPIO interrupt |
3 | GPINT19 | GPIO interrupt |
4 | GPINT20 | GPIO interrupt |
5 | GPINT21 | GPIO interrupt |
6 | GPINT22 | GPIO interrupt |
7 | GPINT23 | GPIO interrupt |
8 | GPINT24 | GPIO interrupt |
9 | GPINT25 | GPIO interrupt |
10 | GPINT26 | GPIO interrupt |
11 | GPINT27 | GPIO interrupt |
12 | GPINT28 | GPIO interrupt |
13 | GPINT29 | GPIO interrupt |
14 | GPINT30 | GPIO interrupt |
15 | GPINT31 | GPIO interrupt |
16 | EDMA3_CC_ERRINT | EDMA3_CC error interrupt |
17 | EDMA3_CC_MPINT | EDMA3_CC memory protection interrupt |
18 | EDMA3_TC_ERRINT0 | EDMA3_CC TC0 error interrupt |
19 | EDMA3_TC_ERRINT1 | EDMA3_CC TC1 error interrupt |
20 | EDMA3_TC_ERRINT2 | EDMA3_CC TC2 error interrupt |
21 | EDMA3_TC_ERRINT3 | EDMA3_CC TC3 error interrupt |
22 | EDMA3_CC_GINT | EDMA3_CC GINT |
23 | Reserved | |
24 | EDMA3_CC_INT0 | EDMA3_CC individual completion interrupt |
25 | EDMA3_CC_INT1 | EDMA3_CC individual completion interrupt |
26 | EDMA3_CC_INT2 | EDMA3_CC individual completion interrupt |
27 | EDMA3_CC_INT3 | EDMA3_CC individual completion interrupt |
28 | EDMA3_CC_INT4 | EDMA3_CC individual completion interrupt |
29 | EDMA3_CC_INT5 | EDMA3_CC individual completion interrupt |
30 | EDMA3_CC_INT6 | EDMA3_CC individual completion interrupt |
31 | EDMA3_CC_INT7 | EDMA3_CC individual completion interrupt |
32 | MCBSP0_RINT | McBSP0 interrupt |
33 | MCBSP0_XINT | McBSP0 interrupt |
34 | MCBSP0_REVT | McBSP0 interrupt |
35 | MCBSP0_XEVT | McBSP0 interrupt |
36 | MCBSP1_RINT | McBSP1 interrupt |
37 | MCBSP1_XINT | McBSP1 interrupt |
38 | MCBSP1_REVT | McBSP1 interrupt |
39 | MCBSP1_XEVT | McBSP1 interrupt |
40 | UARTINT_B | UART_1 interrupt |
41 | URXEVT_B | UART_1 interrupt |
42 | UTXEVT_B | UART_1 interrupt |
43 | Reserved | |
44 | Reserved | |
45 | Reserved | |
46 | Reserved | |
47 | Reserved | |
48 | PCIEXpress_ERR_INT | Protocol error interrupt |
49 | PCIEXpress_PM_INT | Power management interrupt |
50 | PCIEXpress_Legacy_INTA | Legacy interrupt mode |
51 | PCIEXpress_Legacy_INTB | Legacy interrupt mode |
52 | PCIEXpress_Legacy_CIC | Legacy interrupt mode |
53 | PCIEXpress_Legacy_INTD | Legacy interrupt mode |
54 | SPIINT0 | SPI interrupt0 |
55 | SPIINT1 | SPI interrupt1 |
56 | SPIXEVT | Transmit event |
57 | SPIREVT | Receive event |
58 | I2CINT | I2C interrupt |
59 | I2CREVT | I2C receive event |
60 | I2CXEVT | I2C transmit event |
61 | Reserved | |
62 | Reserved | |
63 | TETBHFULLINT | TETB is half full |
64 | TETBFULLINT | TETB is full |
65 | TETBACQINT | Acquisition has been completed |
66 | TETBOVFLINT | Overflow condition occur |
67 | TETBUNFLINT | Underflow condition occur |
68 | SEMINT2 | Semaphore interrupt |
69 | SEMINT3 | Semaphore interrupt |
70 | SEMERR2 | Semaphore interrupt |
71 | SEMERR3 | Semaphore interrupt |
72 | Reserved | |
73 | Tracer_core_0_INTD | Tracer sliding time window interrupt for individual core |
74 | Tracer_core_1_INTD | Tracer sliding time window interrupt for individual core (C6657 only) |
75 | Reserved | |
76 | Reserved | |
77 | Tracer_DDR_INTD | Tracer sliding time window interrupt for DDR3 EMIF1 |
78 | Tracer_MSMC_0_INTD | Tracer sliding time window interrupt for MSMC SRAM bank0 |
79 | Tracer_MSMC_1_INTD | Tracer sliding time window interrupt for MSMC SRAM bank1 |
80 | Tracer_MSMC_2_INTD | Tracer sliding time window interrupt for MSMC SRAM bank2 |
81 | Tracer_MSMC_3_INTD | Tracer sliding time window interrupt for MSMC SRAM bank3 |
81 | Tracer_CFG_INTD | Tracer sliding time window interrupt for CFG0 TeraNet |
82 | Tracer_QM_CFG_INTD | Tracer sliding time window interrupt for QM_SS CFG |
84 | Tracer_QM_DMA_INTD | Tracer sliding time window interrupt for QM_SS slave |
85 | Tracer_SM_INTD | Tracer sliding time window interrupt for semaphore |
86 | PSC_ALLINT | Power/sleep controller interrupt |
87 | MSMC_scrub_cerror | Correctable (1-bit) soft error detected during scrub cycle |
88 | BOOTCFG_INTD | Chip-level MMR error register |
89 | po_vcon_smpserr_intr | SmartReflex VolCon error status |
90 | MPU0_INTD (MPU0_ADDR_ERR_INT and MPU0_PROT_ERR_INT combined) | MPU0 addressing violation interrupt and protection violation interrupt. |
91 | Reserved | |
92 | MPU1_INTD (MPU1_ADDR_ERR_INT and MPU1_PROT_ERR_INT combined) | MPU1 addressing violation interrupt and protection violation interrupt. |
93 | Reserved | |
94 | MPU2_INTD (MPU2_ADDR_ERR_INT and MPU2_PROT_ERR_INT combined) | MPU2 addressing violation interrupt and protection violation interrupt. |
95 | Reserved | |
96 | MPU3_INTD (MPU3_ADDR_ERR_INT and MPU3_PROT_ERR_INT combined) | MPU3 addressing violation interrupt and protection violation interrupt. |
97 | Reserved | |
98 | MSMC_dedc_cerror | Correctable (1-bit) soft error detected on SRAM read |
99 | MSMC_dedc_nc_error | Noncorrectable (2-bit) soft error detected on SRAM read |
100 | MSMC_scrub_nc_error | Noncorrectable (2-bit) soft error detected during scrub cycle |
101 | Reserved | |
102 | MSMC_mpf_error8 | Memory protection fault indicators for each system master PrivID |
103 | MSMC_mpf_error9 | Memory protection fault indicators for each system master PrivID |
104 | MSMC_mpf_error10 | Memory protection fault indicators for each system master PrivID |
105 | MSMC_mpf_error11 | Memory protection fault indicators for each system master PrivID |
105 | MSMC_mpf_error12 | Memory protection fault indicators for each system master PrivID |
107 | MSMC_mpf_error13 | Memory protection fault indicators for each system master PrivID |
108 | MSMC_mpf_error14 | Memory protection fault indicators for each system master PrivID |
109 | MSMC_mpf_error15 | Memory protection fault indicators for each system master PrivID |
110 | DDR3_ERR | DDR3 EMIF error interrupt |
111 | HyperLink_int_o | HyperLink interrupt |
112 | INTDST0 | RapidIO interrupt |
113 | INTDST1 | RapidIO interrupt |
114 | INTDST2 | RapidIO interrupt |
115 | INTDST3 | RapidIO interrupt |
116 | INTDST4 | RapidIO interrupt |
117 | INTDST5 | RapidIO interrupt |
118 | INTDST6 | RapidIO interrupt |
119 | INTDST7 | RapidIO interrupt |
120 | INTDST8 | RapidIO interrupt |
121 | INTDST9 | RapidIO interrupt |
122 | INTDST10 | RapidIO interrupt |
123 | INTDST11 | RapidIO interrupt |
124 | INTDST12 | RapidIO interrupt |
125 | INTDST13 | RapidIO interrupt |
126 | INTDST14 | RapidIO interrupt |
127 | INTDST15 | RapidIO interrupt |
128 | Reserved | |
129 | Reserved | |
130 | po_vp_smpsack_intr | Indicating that Volt_Proc receives the r-edge at its smpsack input |
131 | Reserved | |
132 | Reserved | |
133 | Reserved | |
134 | QM_INT_PASS_TXQ_PEND_662 | Queue manager pend event |
135 | QM_INT_PASS_TXQ_PEND_663 | Queue manager pend event |
136 | QM_INT_PASS_TXQ_PEND_664 | Queue manager pend event |
137 | QM_INT_PASS_TXQ_PEND_665 | Queue manager pend event |
138 | QM_INT_PASS_TXQ_PEND_666 | Queue manager pend event |
139 | QM_INT_PASS_TXQ_PEND_667 | Queue manager pend event |
140 | QM_INT_PASS_TXQ_PEND_668 | Queue manager pend event |
141 | QM_INT_PASS_TXQ_PEND_669 | Queue manager pend event |
142 | QM_INT_PASS_TXQ_PEND_670 | Queue manager pend event |
143 | VCP0INT | VCP2_0 interrupt |
144 | VCP1INT | VCP2_1 interrupt |
145 | TINT4L | Timer4 interrupt low |
146 | TINT4H | Timer4 interrupt high |
147 | VCPAREVT | VCP2_A receive event |
148 | VCPAXEVT | VCP2_A transmit event |
149 | VCPBREVT | VCP2_B receive event |
150 | VCPBXEVT | VCP2_B transmit event |
151 | TINT5L | Timer5 interrupt low |
152 | TINT5H | Timer5 interrupt high |
153 | TINT6L | Timer6 interrupt low |
154 | TINT6H | Timer6 interrupt high |
155 | TCP_INTD | TCP3d interrupt |
156 | UPPINT | uPP interrupt |
157 | TCP_REVT0 | TCP3d interrupt |
158 | TCP_XEVT0 | TCP3d interrupt |
159 | Reserved | |
160 | MSMC_mpf_error2 | Memory protection fault indicators for each system master PrivID |
161 | MSMC_mpf_error3 | Memory protection fault indicators for each system master PrivID |
162 | TINT7L | Timer7 interrupt low |
163 | TINT7H | Timer7interrupt high |
164 | UARTINT_A | UART_0 interrupt |
165 | URXEVT_A | UART_0 interrupt |
166 | UTXEVT_A | UART_0 interrupt |
167 | EASYNCERR | EMIF16 error interrupt |
168 | Tracer_EMIF16 | Tracer sliding time window interrupt for EMIF16 |
169 | Reserved | |
170 | MSMC_mpf_error4 | Memory protection fault indicators for each system master PrivID |
171 | MSMC_mpf_error5 | Memory protection fault indicators for each system master PrivID |
172 | MSMC_mpf_error6 | Memory protection fault indicators for each system master PrivID |
173 | MSMC_mpf_error7 | Memory protection fault indicators for each system master PrivID |
174 | MPU4_INTD (MPU4_ADDR_ERR_INT and MPU4_PROT_ERR_INT combined) | MPU4 addressing violation interrupt and protection violation interrupt. |
175 | QM_INT_PASS_TXQ_PEND_671 | Queue manager pend event |
176 | QM_INT_PKTDMA_0 | QM interrupt for CDMA starvation |
177 | QM_INT_PKTDMA_1 | QM interrupt for CDMA starvation |
178 | SRIO_INT_PKTDMA_0 | SRIO interrupt for CDMA starvation |
179 | Reserved | |
180 | Reserved | |
181 | SmartReflex_intrreq0 | SmartReflex sensor interrupt |
182 | SmartReflex_intrreq1 | SmartReflex sensor interrupt |
183 | SmartReflex_intrreq2 | SmartReflex sensor interrupt |
184 | SmartReflex_intrreq3 | SmartReflex sensor interrupt |
185 | VPNoSMPSAck | VPVOLTUPDATE has been asserted but SMPS has not been responded to in a defined time interval |
186 | VPEqValue | SRSINTERUPT is asserted, but the new voltage is not different from the current SMPS voltage |
187 | VPMaxVdd | The new voltage required is equal to or greater than MaxVdd. |
188 | VPMinVdd | The new voltage required is equal to or less than MinVdd. |
189 | VPINIDLE | Indicating that the FSM of voltage processor is in idle. |
190 | VPOPPChangeDone | Indicating that the average frequency error is within the desired limit. |
191 | Reserved | |
192 | MACINT4 | EMAC interrupt |
193 | MACRXINT4 | EMAC interrupt |
194 | MACTXINT4 | EMAC interrupt |
195 | MACTRESH4 | EMAC interrupt |
196 | MACINT5 | EMAC interrupt |
197 | MACRXINT5 | EMAC interrupt |
198 | MACTXINT5 | EMAC interrupt |
199 | MACTRESH5 | EMAC interrupt |
200 | MACINT6 | EMAC interrupt |
201 | MACRXINT6 | EMAC interrupt |
202 | MACTXINT6 | EMAC interrupt |
203 | MACTRESH6 | EMAC interrupt |
204 | MACINT7 | EMAC interrupt |
205 | MACRXINT7 | EMAC interrupt |
206 | MACTXINT7 | EMAC interrupt |
207 | MACTRESH7 | EMAC interrupt |
INPUT EVENT NO. ON CIC | SYSTEM INTERRUPT | DESCRIPTION |
---|---|---|
0 | GPINT8 | GPIO interrupt |
1 | GPINT9 | GPIO interrupt |
2 | GPINT10 | GPIO interrupt |
3 | GPINT11 | GPIO interrupt |
4 | GPINT12 | GPIO interrupt |
5 | GPINT13 | GPIO interrupt |
6 | GPINT14 | GPIO interrupt |
7 | GPINT15 | GPIO interrupt |
8 | Reserved | |
9 | Reserved | |
10 | TETBACQINT | System TETB acquisition has been completed |
11 | Reserved | |
12 | Reserved | |
13 | TETBACQINT0 | TETB0 acquisition has been completed |
14 | Reserved | |
15 | Reserved | |
16 | TETBACQINT1 | TETB1 acquisition has been completed (C6657 only) |
17 | GPINT16 | GPIO interrupt |
18 | GPINT17 | GPIO interrupt |
19 | GPINT18 | GPIO interrupt |
20 | GPINT19 | GPIO interrupt |
21 | GPINT20 | GPIO interrupt |
22 | GPINT21 | GPIO interrupt |
23 | Reserved | |
24 | QM_INT_HIGH_16 | QM interrupt |
25 | QM_INT_HIGH_17 | QM interrupt |
26 | QM_INT_HIGH_18 | QM interrupt |
27 | QM_INT_HIGH_19 | QM interrupt |
28 | QM_INT_HIGH_20 | QM interrupt |
29 | QM_INT_HIGH_21 | QM interrupt |
30 | QM_INT_HIGH_22 | QM interrupt |
31 | QM_INT_HIGH_23 | QM interrupt |
32 | QM_INT_HIGH_24 | QM interrupt |
33 | QM_INT_HIGH_25 | QM interrupt |
34 | QM_INT_HIGH_26 | QM interrupt |
35 | QM_INT_HIGH_27 | QM interrupt |
36 | QM_INT_HIGH_28 | QM interrupt |
37 | QM_INT_HIGH_29 | QM interrupt |
38 | QM_INT_HIGH_30 | QM interrupt |
39 | QM_INT_HIGH_31 | QM interrupt |
40 | Reserved | |
41 | Reserved | |
42 | Reserved | |
43 | Reserved | |
44 | Reserved | |
45 | Tracer_core_0_INTD | Tracer sliding time window interrupt for individual core |
46 | Tracer_core_1_INTD | Tracer sliding time window interrupt for individual core (C6657 only) |
47 | GPINT22 | GPIO interrupt |
48 | GPINT23 | GPIO interrupt |
49 | Tracer_DDR_INTD | Tracer sliding time window interrupt for DDR3 EMIF |
50 | Tracer_MSMC_0_INTD | Tracer sliding time window interrupt for MSMC SRAM bank0 |
51 | Tracer_MSMC_1_INTD | Tracer sliding time window interrupt for MSMC SRAM bank1 |
52 | Tracer_MSMC_2_INTD | Tracer sliding time window interrupt for MSMC SRAM bank2 |
53 | Tracer_MSMC_3_INTD | Tracer sliding time window interrupt for MSMC SRAM bank3 |
54 | Tracer_CFG_INTD | Tracer sliding time window interrupt for CFG0 TeraNet |
55 | Tracer_QM_CFG_INTD | Tracer sliding time window interrupt for QM_SS CFG |
56 | Tracer_QM_DMA_INTD | Tracer sliding time window interrupt for QM_SS slave port |
57 | Tracer_SEM_INTD | Tracer sliding time window interrupt for semaphore |
58 | SEMERR0 | Semaphore interrupt |
59 | SEMERR1 | Semaphore interrupt |
60 | SEMERR2 | Semaphore interrupt |
61 | SEMERR3 | Semaphore interrupt |
62 | BOOTCFG_INTD | BOOTCFG interrupt BOOTCFG_ERR and BOOTCFG_PROT |
63 | UPPINT | uPP interrupt |
64 | MPU0_INTD (MPU0_ADDR_ERR_INT and MPU0_PROT_ERR_INT combined) | MPU0 addressing violation interrupt and protection violation interrupt. |
65 | MSMC_scrub_cerror | Correctable (1-bit) soft error detected during scrub cycle |
66 | MPU1_INTD (MPU1_ADDR_ERR_INT and MPU1_PROT_ERR_INT combined) | MPU1 addressing violation interrupt and protection violation interrupt. |
67 | RapidIO_INT_PKTDMA_0 | RapidIO interrupt for packet DMA starvation |
68 | MPU2_INTD (MPU2_ADDR_ERR_INT and MPU2_PROT_ERR_INT combined) | MPU2 addressing violation interrupt and protection violation interrupt. |
69 | QM_INT_PKTDMA_0 | QM interrupt for packet DMA starvation |
70 | MPU3_INTD (MPU3_ADDR_ERR_INT and MPU3_PROT_ERR_INT combined) | MPU3 addressing violation interrupt and protection violation interrupt. |
71 | QM_INT_PKTDMA_1 | QM interrupt for packet DMA starvation |
72 | MSMC_dedc_cerror | Correctable (1-bit) soft error detected on SRAM read |
73 | MSMC_dedc_nc_error | Noncorrectable (2-bit) soft error detected on SRAM read |
74 | MSMC_scrub_nc_error | Noncorrectable (2-bit) soft error detected during scrub cycle |
75 | Reserved | |
76 | MSMC_mpf_error0 | Memory protection fault indicators for each system master PrivID |
77 | MSMC_mpf_error1 | Memory protection fault indicators for each system master PrivID |
78 | MSMC_mpf_error2 | Memory protection fault indicators for each system master PrivID |
79 | MSMC_mpf_error3 | Memory protection fault indicators for each system master PrivID |
80 | MSMC_mpf_error4 | Memory protection fault indicators for each system master PrivID |
81 | MSMC_mpf_error5 | Memory protection fault indicators for each system master PrivID |
82 | MSMC_mpf_error6 | Memory protection fault indicators for each system master PrivID |
83 | MSMC_mpf_error7 | Memory protection fault indicators for each system master PrivID |
84 | MSMC_mpf_error8 | Memory protection fault indicators for each system master PrivID |
85 | MSMC_mpf_error9 | Memory protection fault indicators for each system master PrivID |
86 | MSMC_mpf_error10 | Memory protection fault indicators for each system master PrivID |
87 | MSMC_mpf_error11 | Memory protection fault indicators for each system master PrivID |
88 | MSMC_mpf_error12 | Memory protection fault indicators for each system master PrivID |
89 | MSMC_mpf_error13 | Memory protection fault indicators for each system master PrivID |
90 | MSMC_mpf_error14 | Memory protection fault indicators for each system master PrivID |
91 | MSMC_mpf_error15 | Memory protection fault indicators for each system master PrivID |
92 | Reserved | |
93 | INTDST0 | RapidIO interrupt |
94 | INTDST1 | RapidIO interrupt |
95 | INTDST2 | RapidIO interrupt |
96 | INTDST3 | RapidIO interrupt |
97 | INTDST4 | RapidIO interrupt |
98 | INTDST5 | RapidIO interrupt |
99 | INTDST6 | RapidIO interrupt |
100 | INTDST7 | RapidIO interrupt |
101 | INTDST8 | RapidIO interrupt |
102 | INTDST9 | RapidIO interrupt |
103 | INTDST10 | RapidIO interrupt |
104 | INTDST11 | RapidIO interrupt |
105 | INTDST12 | RapidIO interrupt |
106 | INTDST13 | RapidIO interrupt |
107 | INTDST14 | RapidIO interrupt |
108 | INTDST15 | RapidIO interrupt |
109 | INTDST16 | RapidIO interrupt |
110 | INTDST17 | RapidIO interrupt |
111 | INTDST18 | RapidIO interrupt |
112 | INTDST19 | RapidIO interrupt |
113 | INTDST20 | RapidIO interrupt |
114 | INTDST21 | RapidIO interrupt |
115 | INTDST22 | RapidIO interrupt |
116 | INTDST23 | RapidIO interrupt |
117 | GPINT24 | GPIO interrupt |
118 | GPINT25 | GPIO interrupt |
119 | VCPAINT | VCP2_A interrupt |
120 | VCPBINT | VCP2_B interrupt |
121 | GPINT26 | GPIO interrupt |
122 | GPINT27 | GPIO interrupt |
123 | TCP3D_INTD | Error interrupt TCP3DINT0 and TCP3DINT1 |
124 | GPINT28 | GPIO interrupt |
125 | GPINT29 | GPIO interrupt |
126 | GPINT30 | GPIO interrupt |
127 | GPINT31 | GPIO interrupt |
128 | GPINT4 | GPIO interrupt |
129 | GPINT5 | GPIO interrupt |
130 | GPINT6 | GPIO interrupt |
131 | GPINT7 | GPIO interrupt |
132 | Hyperlink_int_o | Hyperlink interrupt |
133 | Tracer_EMIF16 | Tracer sliding time window interrupt for EMIF16 |
134 | EASYNCERR | EMIF16 error interrupt |
135 | MPU4_INTD (MPU4_ADDR_ERR_INT and MPU4_PROT_ERR_INT combined) | MPU4 addressing violation interrupt and protection violation interrupt. |
136 | Reserved | |
137 | QM_INT_HIGH_0 | QM interrupt |
138 | QM_INT_HIGH_1 | QM interrupt |
139 | QM_INT_HIGH_2 | QM interrupt |
140 | QM_INT_HIGH_3 | QM interrupt |
141 | QM_INT_HIGH_4 | QM interrupt |
142 | QM_INT_HIGH_5 | QM interrupt |
143 | QM_INT_HIGH_6 | QM interrupt |
144 | QM_INT_HIGH_7 | QM interrupt |
145 | QM_INT_HIGH_8 | QM interrupt |
146 | QM_INT_HIGH_9 | QM interrupt |
147 | QM_INT_HIGH_10 | QM interrupt |
148 | QM_INT_HIGH_11 | QM interrupt |
149 | QM_INT_HIGH_12 | QM interrupt |
150 | QM_INT_HIGH_13 | QM interrupt |
151 | QM_INT_HIGH_14 | QM interrupt |
152 | QM_INT_HIGH_15 | QM interrupt |
153 | Reserved | |
154 | Reserved | |
155 | Reserved | |
156 | Reserved | |
157 | Reserved | |
158 | Reserved | |
159 | DDR3_ERR | DDR3 error interrupt |