SPRSP61 Data sheet

SPRSP61C October 2021 – December 2023 TMS320F280034 , TMS320F280034-Q1 , TMS320F280036-Q1 , TMS320F280036C-Q1 , TMS320F280037 , TMS320F280037C , TMS320F280037C-Q1 , TMS320F280038C-Q1 , TMS320F280039-Q1 , TMS320F280039C , TMS320F280039C-Q1

PRODMIX

Package Options

Mechanical Data (Package|Pins)

PM|64
- MTQF008B

Thermal pad, mechanical data (Package|Pins)

Orderable Information

6.13.3.2.4 ADC Timing Diagrams

Figure 6-45 shows the ADC conversion timings for two SOCs given the following assumptions:

SOC0 and SOC1 are configured to use the same trigger.
No other SOCs are converting or pending when the trigger occurs.
The round-robin pointer is in a state that causes SOC0 to convert first.
ADCINTSEL is configured to set an ADCINT flag upon end of conversion for SOC0 (whether this flag propagates through to the CPU to cause an interrupt is determined by the configurations in the PIE module).

Table 6-18 lists the descriptions of the ADC timing parameters. Table 6-19 lists the ADC timings.

Figure 6-45 ADC Timings

Table 6-18 ADC Timing Parameter Descriptions

PARAMETER	DESCRIPTION
t_SH	The duration of the S+H window.
	At the end of this window, the value on the S+H capacitor becomes the voltage to be converted into a digital value. The duration is given by (ACQPS + 1) SYSCLK cycles. ACQPS can be configured individually for each SOC, so t_SH is not necessarily the same for different SOCs.
	Note: The value on the S+H capacitor is captured approximately 5 ns before the end of the S+H window regardless of device clock settings.
t_LAT	The time from the end of the S+H window until the ADC results latch in the ADCRESULTx register.
t_LAT	If the ADCRESULTx register is read before this time, the previous conversion results are returned.
t_EOC	The time from the end of the S+H window until the S+H window for the next ADC conversion can begin. The subsequent sample can start before the conversion results are latched.
t_INT	The time from the end of the S+H window until an ADCINT flag is set (if configured).
	If the INTPULSEPOS bit in the ADCCTL1 register is set, t_INT coincides with the end of conversion (EOC) signal.
	If the INTPULSEPOS bit is 0, t_INT coincides with the end of the S+H window. If t_INT triggers a read of the ADC result register (directly through DMA or indirectly by triggering an ISR that reads the result), care must be taken to make sure the read occurs after the results latch (otherwise, the previous results are read).
	If the INTPULSEPOS bit is 0, and the OFFSET field in the ADCINTCYCLE register is not 0, then there is a delay of OFFSET SYSCLK cycles before the ADCINT flag is set. This delay can be used to enter the ISR or trigger the DMA exactly when the sample is ready.

Table 6-19 ADC Timings

ADCCLK PRESCALE		SYSCLK CYCLES				ADCCLK CYCLES
ADCCTL2 [PRESCALE]	RATIO ADCCLK:SYSCLK	t_EOC	t_LAT⁽¹⁾	t_INT(EARLY)⁽²⁾	t_INT(LATE)	t_EOC
0	1	11	13	1	11	11
2	2	21	23	1	21	10.5
4	3	31	34	1	31	10.3
6	4	41	44	1	41	10.3
8	5	51	55	1	51	10.2
10	6	61	65	1	61	10.2
12	7	71	76	1	71	10.1
14	8	81	86	1	81	10.1

(1) Refer to the "ADC: DMA Read of Stale Result" advisory in the TMS320F28003x Real-Time MCUs Silicon Errata.

(2) By default, t_INT occurs one SYSCLK cycle after the S+H window if INTPULSEPOS is 0. This can be changed by writing to the OFFSET field in the ADCINTCYCLE register.