SPRSP25A June 2018 – July 2018 TMS320F28035-EP
PRODUCTION DATA.
The device can be clocked by either of the two internal zero-pin oscillators, an external oscillator, or by a crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 12 input-clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating frequency if lower power operation is desired. Refer to Section 4, Electrical Specifications, for timing details. The PLL block can be set in bypass mode.