SCDS477 June   2024 TMUX1308A , TMUX1309A

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Thermal Information: TMUX1308A
    4. 6.4  Thermal Information: TMUX1309A
    5. 6.5  Recommended Operating Conditions
    6. 6.6  Electrical Characteristics
    7. 6.7  Logic and Dynamic Characteristics
    8. 6.8  Timing Characteristics
    9. 6.9  Injection Current Coupling
    10. 6.10 Typical Characteristics
  8. 7 Parameter Measurement Information
    1. 7.1  On-Resistance
    2. 7.2  Off-Leakage Current
    3. 7.3  On-Leakage Current
    4. 7.4  Transition Time
    5. 7.5  Break-Before-Make
    6. 7.6  tON(EN) and tOFF(EN)
    7. 7.7  Charge Injection
    8. 7.8  Off Isolation
    9. 7.9  Crosstalk
    10. 7.10 Bandwidth
    11. 7.11 Injection Current Control
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Bidirectional Operation
      2. 8.3.2 Rail-to-Rail Operation
      3. 8.3.3 1.8V Logic Compatible Inputs
      4. 8.3.4 Fail-Safe Logic
      5. 8.3.5 High-Impedance Optimization
      6. 8.3.6 Injection Current Control
        1. 8.3.6.1 TMUX13xxA is Powered, Channel is Unselected, and the Input Signal is Greater Than VDD (VDD = 5V, VINPUT = 5.5V)
        2. 8.3.6.2 TMUX13xxA is Powered, Channel is Selected, and the Input Signal is Greater Than VDD (VDD = 5V, VINPUT = 5.5V)
        3. 8.3.6.3 TMUX13xxA is Unpowered and the Input Signal has a Voltage Present (VDD = 0V, VINPUT = 3V)
    4. 8.4 Device Functional Modes
    5. 8.5 Truth Tables
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Short To Battery Protection
      4. 9.2.4 Application Curve
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  12. 11Mechanical, Packaging, and Orderable Information
  13. 12Revision History

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • PW|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.6 Electrical Characteristics

At specified VDD ±10%
Typical values measured at nominal VDD
PARAMETER TEST CONDITIONS VDD Operating free-air temperature (TA) UNIT
25°C –40°C to 85°C –40°C to 125°C
MIN TYP MAX MIN TYP MAX MIN TYP MAX
ANALOG SWITCH
RON On-state switch resistance VS = 0V to VDD
ISD = 0.5mA		 1.8V 650 1500 1700 1700 Ω
2.5V 230 600 670 670
3.3V 120 330 350 370
5V 75 195 220 270
ΔRON On-state switch resistance matching between inputs VS = VDD / 2 
ISD = 0.5mA
 1.8V 10 38 45 45 Ω
2.5V 3 20 22 22
3.3V 2 8 11 15
5V 1 7 10 14
IS(OFF) Source off-state leakage current Switch Off
VD = 0.8 x VDD/ 0.2 x VDD
VS = 0.2 x VDD/ 0.8 x VDD		 1.8V ±1 –25 25 –800 800 nA
2.5V ±1 –25 25 –800 800
3.3V ±1 –25 25 –800 800
5V ±1 –25 25 –800 800
ID(OFF) Drain off-state leakage current (common drain pin) Switch Off
VD = 0.8 x VDD/ 0.2 x VDD
VS = 0.2 x VDD/ 0.8 x VDD		 1.8V ±1 –45 45 –800 800 nA
2.5V ±1 –45 45 –800 800
3.3V ±1 –45 45 –800 800
5V ±1 –45 45 –800 800
ID(ON)
IS(ON)		 Channel on-state leakage current Switch On
VD = VS = 0.8 x VDD or
VD = VS = 0.2 x VDD		 1.8V ±1 –45 45 –800 800 nA
2.5V ±1 –45 45 –800 800
3.3V ±1 –45 45 –800 800
5V ±1 –45 45 –800 800
CSOFF Source off capacitance VS = VDD / 2
f = 1MHz		 1.8V 2 14 14 14 pF
2.5V 2 14 14 14
3.3V 2 14 14 14
5V 2 14 14 14
CDOFF Drain off capacitance VS = VDD / 2
f = 1MHz		 1.8V 7 37 37 37 pF
2.5V 7 37 37 37
3.3V 7 37 37 37
5V 7 37 37 37
CSON
CDON		 On capacitance VS = VDD / 2
f = 1MHz		 1.8V 11 40 40 40 pF
2.5V 11 40 40 40
3.3V 11 40 40 40
5V 11 40 40 40
POWER SUPPLY
IDD VDD supply current Logic inputs = 0V or VDD 1.8V 1 1 1.2 µA
2.5V 1 1 1.5
3.3V 1 1 2
5V 1 1.5 3