SLVSCG4C January 2016 – August 2020 TPD3S714-Q1
PRODUCTION DATA
Figure 11-1 shows a full layout for a standard USB2.0 port. A common mode choke and inductors are used on the high speed data lines, and the requisite bypassing caps are placed on VBUS_CON, VBUS_SYS, and VIN.