SLLSE38B June   2010  – March 2016 TPD8E003

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 ESD Ratings - Surge Protection
    4. 6.4 Recommended Operating Conditions
    5. 6.5 Thermal Information
    6. 6.6 Electrical Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 IEC 61000-4-2 ESD Protection
      2. 7.3.2 IEC 61000-4-5 Surge Protection
      3. 7.3.3 IO Capacitance
      4. 7.3.4 DC Breakdown Voltage
      5. 7.3.5 Low Leakage Current
      6. 7.3.6 Industrial Temperature Range
      7. 7.3.7 Space-Saving Package
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Signal Range
        2. 8.2.2.2 Required ESD Protection
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Community Resources
    2. 11.2 Trademarks
    3. 11.3 Electrostatic Discharge Caution
    4. 11.4 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPD8E003 offers eight ESD clamp circuits in a space-saving DQD package. When placed near the connector, the TPD8E003 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD8E003 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike.

8.2 Typical Application

TPD8E003 app_diagram.gif Figure 4. GPIO Header Application

8.2.1 Design Requirements

For this design example, one TPD8E003 is used to protect an 8-pin GPIO header.

Given the example application, the parameters listed in Table 1 are known.

Table 1. Design Parameters

PARAMETER VALUE
Signal Range on Protected Lines 0 V to 5 V
Required Level of IEC ESD Protection ±8kV Contact, ±15kV Air Gap

8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must know the following:

  • Voltage range of the signal on all protected lines
  • Required ESD protection needed

8.2.2.1 Signal Range

The TPD8E003 supports signal ranges between 0 V and 5.5 V, which supports the GPIO application.

8.2.2.2 Required ESD Protection

The TPD8E003 is rated to withstand up to ±12-kV contact and ±15-kV air gap IEC ESD. This meets the IEC ESD design target with room to spare.

8.2.3 Application Curves

TPD8E003 g_clampwave_pos8_llse38.gif Figure 5. IEC ESD Clamping Waveforms
8-kV Contact
TPD8E003 g_clampwave_neg_llse38.gif Figure 6. IEC ESD Clamping Waveforms
–8-kV Contact