SLUSEZ2 October   2023 TPS1210-Q1

ADVANCE INFORMATION  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
  9. 8 Parameter Measurement Information
  10. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Charge Pump and Gate Driver Output (VS, G1PU, G1PD, G2, BST, SRC)
      2. 9.3.2 Capacitive Load Driving Using FET Gate (G1PU, G1PD) Slew Rate Control
      3. 9.3.3 Short-Circuit Protection
        1. 9.3.3.1 Short-Circuit Protection With Auto-Retry
        2. 9.3.3.2 Short-Circuit Protection With Latch-Off
      4. 9.3.4 Undervoltage Protection (UVLO)
      5. 9.3.5 Reverse Polarity Protection
      6. 9.3.6 Short-Circuit Protection Diagnosis (SCP_TEST)
      7. 9.3.7 TPS1210x-Q1 as a Simple Gate Driver
    4. 9.4 Device Functional Modes
  11. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Application Limitations
        1. 10.1.1.1 Short-Circuit Protection Delay
        2. 10.1.1.2 Short-Circuit Protection Threshold
    2. 10.2 Typical Application: Circuit Breaker in Battery Management System (BMS) using Low Side Current Sense
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
    3. 10.3 Power Supply Recommendations
    4. 10.4 Layout
      1. 10.4.1 Layout Guidelines
      2. 10.4.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 Support Resources
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  13. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Tape and Reel Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9.3.3.1 Short-Circuit Protection With Auto-Retry

The CTMR programs the short-circuit protection delay (tSC) and auto-retry time (tRETRY). After the voltage across CS+ and CS– exceeds the set point, the CTMR starts charging with 80-μA pullup current.

After CTMR charges to V(TMR_SC), G1PD pulls low to SRC and FLT asserts low providing warning on impending FET turn-OFF. Post this event, the auto-retry behavior starts. The CTMR capacitor starts discharging with 2.5-uA pulldown current. After the voltage reaches V(TMR_LOW) level, the capacitor starts charging with 2.2-uA pullup. After 32 charging-discharging cycles of CTMR the FET turns ON back and FLT de-asserts.

The device retry time (tRETRY) is based on CTMR for the first time as per Equation 7.

Use Equation 6 to calculate the CTMR capacitor to be connected across TMR and GND.

Equation 6. CTMR=ITMR × tSC1.1

Where,

ITMR is internal pullup current of 80 μA.

tSC is the desired short-circuit response time.

Leave TMR floating for fastest short-circuit response time.

Equation 7. tRETRY= 22.7 × 106 × CTMR

If the short-circuit pulse duration is below tSC then the FET remains ON and CTMR gets discharged using internal pulldown switch.

GUID-20230423-SS0I-C99S-1G1W-6VQHB3R2D5DR-low.svgFigure 9-8 Short-Circuit Protection With Auto-Retry