SLVSER6B May 2020 – November 2020 TPS23730
PRODUCTION DATA
The state of TPH and TPL is used to provide information relative to the allocated power. The encoding can be either parallel or serial (TPL only), selectable with SCDIS input. Table 8-2 lists the parallel encoding corresponding to various combinations of PSE Type, PD Class and allocated power. The allocated power is determined by the number of classification cycles having been received. The PSE may also allocate a lower power than what the PD is requesting, in which case there is power demotion. The BT output also indicates if a PSE applying an IEEE802.3bt (Type 3 or 4) mutual identification scheme has been identified.
Serial encoding can be selected by tying SCDIS to VSS. See Table 8-3 which lists the TPL serial encoding versus allocated power. In this case, TPH becomes high impedance.
PSE TYPE | PD CLASS | NUMBER OF CLASS CYCLES | PSE ALLOCATED POWER AT PD (W) | TPH(2) | TPL |
---|---|---|---|---|---|
1-4 | 0 | 1 | 12.95 | HIGH | HIGH |
1-4 | 1 | 1 | 3.84 | HIGH | HIGH |
1-4 | 2 | 1 | 6.49 | HIGH | HIGH |
1-4 | 3 | 1 | 12.95 | HIGH | HIGH |
2 | 4 | 2 | 25.5 | HIGH | LOW |
3-4 | 4 | 2-3 | 25.5 | HIGH | LOW |
3-4 | 5 | 4 | 40 | LOW | HIGH |
3-4 | 6 | 4 | 51 | LOW | HIGH |
PoE++ | 5,6 | - | - | LOW(1) | HIGH |
PSE TYPE | PD CLASS | NUMBER OF CLASS CYCLES | PSE ALLOCATED POWER AT PD (W) | TPL(1) |
---|---|---|---|---|
1-4 | 0 | 1 | 12.95 | HIGH |
1-4 | 1 | 1 | 3.84 | HIGH |
1-4 | 2 | 1 | 6.49 | HIGH |
1-4 | 3 | 1 | 12.95 | HIGH |
2 | 4 | 2 | 25.5 | LOW |
3-4 | 4 | 2-3 | 25.5 | LOW |
3-4 | 5 | 4 | 40 | LOW_25% |
3-4 | 6 | 4 | 51 | LOW_25% |
PoE++ | 5,6 | - | - | LOW_50% |
During startup, the TPH, TPL and BT outputs are enabled only once the DC-DC controller has reached steady-state, the soft-start having been completed. These 3 outputs will return to a high-impedance state in any of the following cases:
Note that in all these cases, as long as VDD-to-VSS voltage remains above the mark reset threshold, the internal logic state of these signals is remembered such that these outputs will be activated accordingly after the soft-start has completed. This circuit resets when the VDD-to-VSS voltage drops below the mark reset threshold. The TPH, TPL and BT pins can be left unconnected if not used.