SLUSCE3C October 2015 – August 2020 TPS2549-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
tr | OUT voltage rise time | V(IN) = 5 V, C(L) = 1 µF, R(L) = 100 Ω (see Figure 7-1 and Figure 7-2) | 0.7 | 1.14 | 2 | ms |
tf | OUT voltage fall time | 0.2 | 0.35 | 0.6 | ms | |
ton | OUT voltage turnon time | V(IN) = 5 V, C(L) = 1 µF, R(L) = 100 Ω (see Figure 7-1 andFigure 7-4) | 4.15 | 6 | ms | |
toff | OUT voltage turnoff time | 1.8 | 3 | ms | ||
t(DCHG_L) | Long OUT discharge hold time (SDP, CDP, or client mode to DCP_Auto) | Time V(OUT) < 0.7 V (see Figure 7-3) | 1.1 | 2 | 2.9 | s |
t(DCHG_S) | Short OUT discharge hold time (DCP_Auto to SDP, CDP, or client mode) | Time V(OUT) < 0.7 V (see Figure 7-3) | 186 | 320 | 450 | ms |
t(IOS) | OUT short-circuit response time(1) | V(IN) = 5 V, R(SHORT) = 50 mΩ (see Figure 6-25) | 2 | µs | ||
t(OC_OUT_FAULT) | OUT FAULT deglitch time | Bidirectional deglitch applicable to current limit condition only (no deglitch assertion for OTSD) | 5.5 | 8 | 11.5 | ms |
tpd | Analog switch propagation delay (1) | V(IN) = 5 V | 0.14 | ns | ||
t(SK) | Analog switch skew between opposite transitions of the same port (tPHL – tPLH) (1) | V(IN) = 5 V | 0.02 | ns | ||
t(LD_SET) | Load-detect set time | V(IN) = 5 V (See Figure 6-27) | 120 | 210 | 280 | ms |
t(LD_RESET) | Load-detect reset time | V(IN) = 5 V (See Figure 6-28) | 1.8 | 3 | 4.2 | s |
t(OV_D) | DP_IN and DM_IN over-voltage protection response time | V(OUT) = 5 V (See Figure 6-29) | 2 | µs | ||
t(OV_D_FAULT) | DP_IN and DM_IN FAULT degltich time | V(OUT) = 5 V (See Figure 6-30) | 11 | 16 | 23 | ms |