SLVSCU8E August   2015  – November 2017

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 GND
      2. 7.3.2 VIN
      3. 7.3.3 dV/dT
      4. 7.3.4 BFET
      5. 7.3.5 EN/UVLO
      6. 7.3.6 ILIM
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Simple 2.1-A eFuse Protection for Set Top Boxes
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Step by Step Design Procedure
          2. 8.2.1.2.2 Programming the Current-Limit Threshold: RILIM Selection
          3. 8.2.1.2.3 Undervoltage Lockout Set Point
          4. 8.2.1.2.4 Setting Output Voltage Ramp Time (TdVdT)
            1. 8.2.1.2.4.1 Case 1: Start-Up without Load: Only Output Capacitance COUT Draws Current During Start-Up
            2. 8.2.1.2.4.2 Case 2: Start-Up with Load: Output Capacitance COUT and Load Draws Current During Start-Up
          5. 8.2.1.2.5 Support Component Selection—CVIN
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Controlled Power Down using TPS25927x
  9. 9 Power Supply Recommendations
    1. 9.1 Transient Protection
    2. 9.2 Output Short-Circuit Measurements
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
      2. 11.1.2 Development Support
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Related Links
    4. 11.4 Receiving Notification of Documentation Updates
    5. 11.5 Community Resources
    6. 11.6 Trademarks
    7. 11.7 Electrostatic Discharge Caution
    8. 11.8 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5 Pin Configuration and Functions

DRC Package
10-Pin VSON
Top View
TPS259270 TPS259271 pin_out_top_SLVSC11.gif

Pin Functions

PIN I/O DESCRIPTION
NAME NO.
BFET 9 O Connect this pin to the gate of a blocking NFET. See the Feature Description section. This pin can be left floating if it is not used
dV/dT 1 O Connect a capacitor from this pin to GND to control the ramp rate of OUT at device turnon
EN/UVLO 2 I This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET.
As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider
GND Thermal Pad — GND
ILIM 10 O A resistor from this pin to GND sets the overload and short circuit limit
OUT 6-8 O Output of the device
VIN 3-5 I Input supply voltage