SLVSET8A May 2019 – August 2019 TPS2596
PRODUCTION DATA.
TPS2596xx constantly monitors the input supply to ensure that the load is powered up only when the voltage is at a sufficient level. During the start-up condition, the device waits for the input supply to rise above an internal fixed threshold VUVP(R) before it proceeds to turn ON the FET. Similarly, during the ON condition, if the input supply falls below the UVP threshold VUVP(F), the FET is turned OFF. The UVP rising and falling thresholds are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.
The TPS2596xx devices also provide an user adjustable UVLO mechanism to ensure that the load is powered up only when the voltage is at a sufficient level. This can be achieved by dividing the input supply and feeding it to the EN/UVLO pin. Whenever the voltage at the EN/UVLO pin falls below a threshold VUVLO(F), the device turns OFF the FET. The FET is turned ON again when the voltage rises above the threshold VUVLO(R). The rising and falling thresholds on this pin are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.
The user must choose the resistor divider values appropriately to map the desired input undervoltage level to the UVLO threshold of the part.