SLVS227G August 1999 – June 2024
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The MR input allows an external logic signal from processors, logic circuits, and/or discrete sensors to force a reset signal regardless of VDD with respect to VIT– or the state of the watchdog timer. A low level at MR causes the reset signals to become active.