SNVSBJ2A April   2022  – September 2023 TPS38

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
    1.     8
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Timing Diagrams
    8. 7.8 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Voltage (VDD)
        1. 8.3.1.1 Undervoltage Lockout (VPOR < VDD < UVLO)
        2. 8.3.1.2 Power-On Reset (VDD < VPOR )
      2. 8.3.2 SENSE
        1. 8.3.2.1 SENSE Hysteresis
      3. 8.3.3 Output Logic Configurations
        1. 8.3.3.1 Open-Drain
        2. 8.3.3.2 Push-Pull
        3. 8.3.3.3 Active-High (RESET)
        4. 8.3.3.4 Active-Low (RESET)
      4. 8.3.4 User-Programmable Reset Time Delay
        1. 8.3.4.1 Reset Time Delay Configuration
      5. 8.3.5 User-Programmable Sense Delay
        1. 8.3.5.1 Sense Time Delay Configuration
      6. 8.3.6 Manual RESET (CTR1 / MR) and (CTR2 / MR) Input
      7. 8.3.7 Adjustable Voltage Thresholds
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 High Voltage – Fast AC Signal Monitoring For Power Fault Detection
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
    3. 9.3 Power Supply Recommendations
      1. 9.3.1 Power Dissipation and Device Operation
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
      3. 9.4.3 Creepage Distance
  11. 10Device and Documentation Support
    1. 10.1 Device Nomenclature
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.6 Timing Requirements

At VDD(MIN) ≤ VDD ≤ VDD(MAX), CTR1/MR = CTR2/MR = CTS1 = CTS2 = open (1), output reset pull-up resistor RPU = 10 kΩ, voltage VPU = 5.5V, and CLOAD = 10 pF. VDD and SENSE slew rate = 1V / µs. The operating free-air temperature range TA = – 40°C to 125°C, unless otherwise noted. Typical values are at TA = 25°C and VDD = 16 V and VIT = 6.5 V (VIT refers to either VITN or VITP).
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Common timing parameters
tCTR Reset release time delay
(CTR1/MR, CTR2/MR) (2)		 VIT = 2.7 V to 36 V
CCTR1 = CCTR2 = Open
20% Overdrive from Hysteresis		 100 µs
VIT = 800 mV
CCTR1 = CCTR2 = Open
20% Overdrive from Hysteresis		 40 µs
tCTS Sense detect time delay 
(CTS1, CTS2) (3)		 VIT = 2.7 V to 36 V
CCTS1 = CCTS2 = Open
20% Overdrive from VIT		 34 90 µs
VIT = 800 mV
CCTS1 = CCTS2 = Open
20% Overdrive from VIT		 8 17 µs
tSD Startup Delay (4) CCTR1/MR = CCTR2/MR = Open
 		 2 ms
(1) CCTR1 = Reset delay channel 1, CCTR2 = Reset delay channel 2,
CCTS1 = Sense delay channel 1, CCTS2 = Sense delay channel 2
(2) CTR Reset detect time delay:
Overvoltage active-LOW output is measure from VITP - HYS  to VOH
Undervoltage active-LOW output is measure from VITN + HYS  to VOH
Overvoltage active-HIGH output is measure from VITP - HYS  to VOL
Undervoltage active-HIGH output is measure from VITN + HYS  to VOL
(3) CTS Sense detect time delay:
Active-low output is measure from VIT to VOL (or VPullup)
Active-high output is measured from VIT to VOH 
VIT refers to either VITN or VITP
(4) During the power-on sequence, VDD must be at or above VDD (MIN) for at least tSD before the output is in the correct state based on VSENSE. 
tSD time includes the propagation delay (CCTR1 = CCTR2 = Open). Capaicitor in CCTR1 or CCTR2 will add time to tSD.