SNVSBA1B April   2019  – April 2020 TPS3840-Q1

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      Typical Application Circuit
  4. 4 Revision History
  5. 5 Device Comparison
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Voltage (VDD)
        1. 8.3.1.1 VDD Hysteresis
        2. 8.3.1.2 VDD Transient Immunity
      2. 8.3.2 User-Programmable Reset Time Delay
      3. 8.3.3 Manual Reset (MR) Input
      4. 8.3.4 Output Logic
        1. 8.3.4.1 RESET Output, Active-Low
        2. 8.3.4.2 RESET Output, Active-High
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal Operation (VDD > VDD(min))
      2. 8.4.2 VDD Between VPOR and VDD(min)
      3. 8.4.3 Below Power-On-Reset (VDD < VPOR)
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Design 2: Automotive Off-Battery Monitoring
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
        3. 9.2.2.3 Application Curves: TPS3840EVM
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Nomenclature
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Community Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6 Pin Configuration and Functions

DBV Package
5-Pin
TPS3840PL-Q1, TPS3840DL-Q1 Top View
TPS3840-Q1 pinout-TPS3840PL-DBV-pkg-SNVSB03.gifFigure 2. Pin Configuration TPS3840PL-Q1, TPS3840DL-Q1
DBV Package
5-Pin
TPS3840PH-Q1 Top View
TPS3840-Q1 pinout-TPS3840PH-DBV-pkg-SNVSB03.gifFigure 3. Pin Configuration TPS3840PH-Q1

Pin Functions

PIN I/O DESCRIPTION
NAME TPS3840PL-Q1, TPS3840DL-Q1 TPS3840PH-Q1
RESET N/A 1 O Active-High Output Reset Signal: This pin is driven high when either the MR pin is driven to a logic low or VDD voltage falls below the negative voltage threshold (VIT-). RESET remains high (asserted) for the delay time period (tD) after both MR is floating or above VMR_L and VDD voltage rise above VIT+.
RESET 1 N/A O Active-Low Output Reset Signal: This pin is driven logic when either the MR pin is driven to a logic low or VDD voltage falls below the negative voltage threshold (VIT-). RESET remains low (asserted) for the delay time period (tD) after both MR is floating or above VMR_L and VDD voltage rise above VIT+.
VDD 2 2 I Input Supply Voltage. TPS3840-Q1 monitors VDD voltage
GND 3 3 _ Ground
MR / NC 4 4 I Manual Reset. Pull this pin to a logic low (VMR_L) to assert a reset signal in the output pin. After the MR pin is left floating or pull to VMR_H the output goes to the nominal state after the reset delay time(tD) expires. MR can be left floating when not in use. NC stands for "No Connection" or floating.
CT 5 5 - Capacitor Time Delay Pin. The CT pin offers a user-programmable delay time. Connect an external capacitor on this pin to adjust time delay. When not in use leave pin floating for the smallest fixed time delay.