SNVSC50 june   2023 TPS389006

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 I2C
      2. 8.3.2 Auto Mask (AMSK)
      3. 8.3.3 PEC
      4. 8.3.4 VDD
      5. 8.3.5 MON
      6. 8.3.6 NIRQ
      7. 8.3.7 ADC
      8. 8.3.8 Time Stamp
    4. 8.4 Device Functional Modes
      1. 8.4.1 Built-In Self Test and Configuration Load
        1. 8.4.1.1 Notes on BIST Execution
      2. 8.4.2 TPS389006 Power ON
      3. 8.4.3 General Monitoring
        1. 8.4.3.1 IDLE Monitoring
        2. 8.4.3.2 ACTIVE Monitoring
        3. 8.4.3.3 Sequence Monitoring 1
          1. 8.4.3.3.1 ACT Transitions 0→1
          2. 8.4.3.3.2 SLEEP Transition 1→0
          3. 8.4.3.3.3 SLEEP Transition 0→1
        4. 8.4.3.4 Sequence Monitoring 2
          1. 8.4.3.4.1 ACT Transition 1→0
    5. 8.5 Register Maps
      1. 8.5.1 BANK0 Registers
      2. 8.5.2 BANK1 Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Multichannel Sequencer and Monitor
      2. 9.2.2 Design Requirements
      3. 9.2.3 Detailed Design Procedure
      4. 9.2.4 Application Curves
  11. 10Power Supply Recommendations
    1. 10.1 Power Supply Guidelines
  12. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Device Nomenclature
    2. 12.2 Documentation Support
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  14. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information
8.4.3.4.1 ACT Transition 1→0
GUID-20210303-CA0I-8BHK-QCF8-FCFQKNWLNZSF-low.svgFigure 8-11 ACT 1→0 Transition

  1. The TPS389006 takes several actions on the ACT 1→0 transition:
    1. The synchronization counter is reset to 0.
    2. The REC_ACTIVE bit is set, and SEQ[1:0] bits are updated to 01b.

    3. If the sequence overwrite bit is enabled (EN_SEQ_OW=1), the sequence logging registers (SEQ_OFF_LOG[N]) are overwritten with new data. If there was data in the registers that was not read by the host (SEQ_OFF_RDY still set), the sequence overwrite flag (SEQ_OFF_OW) is set.

    4. If the timestamp overwrite bit is enabled (EN_TS_OW=1), the timestamp logging registers (SEQ_TIME_xSB[N]) are overwritten with new data. If there was data in the registers that was not read by the host (TS_RDY still set), the timestamp overwrite flag (TS_OW) is set.

    5. If the sequence overwrite bit is disabled (EN_SEQ_OW=0) and there was data in the registers SEQ_OFF_LOG[N] that was not read and acknowledged by the host (SEQ_OFF_RDY still set), the sequence overwrite flag (SEQ_OFF_OW) is set, and the registers are not overwritten with new data.

    6. If the timestamp overwrite bit is disabled (EN_TS_OW=0) and there was data in the registers SEQ_TIME_xSB[N] that was not read and acknowledged by the host (TS_RDY still set), the timestamp overwrite flag (TS_OW) is set, and the registers are not overwritten with new data.

    7. The internal sequence timer is (re)started.
  2. All TPS389006 inputs selected with auto-mask register AMSK_OFF are set with masked (disabled) interrupts for UVLF, UVHF, and OVHF conditions.
  3. As each rail passes the OFF or UVLF threshold (depending on SEQ_DN_THLD.OFF_UV[N] register setting), the rail is tagged with a counter corresponding to the order of falling edge transition. A timestamp is also logged.
    1. The tag value is stored in the relevant status register SEQ_OFF_LOG[N] if allowed as per overwrite settings and status. Also, the timestamp of the event is stored in registers SEQ_TIME_MSB[N] and SEQ_TIME_LSB[N] as allowed by the overwrite settings and status.
    2. The SEQ_OFF_LOG[N] register is compared to the expected sequence order value defined in register SEQ_OFF_EXP[N], and an interrupt is generated if different and if relevant interrupt enable bit is set (IEN_SEQ_OFF). Note that if overwrite settings and recording status do not allow writing new data to the logging registers, then the comparison cannot be performed and no interrupt will be generated.
  4. After timeout, tagging stops.
    1. The REC_ACTIVE bit is cleared.
    2. If rails are down with the correct sequence, proceed to check TEST_CFG.AT_SHDN register bit.
    3. If any rail has a tag not matching the configured value in SEQ_OFF_EXP[N] register, NIRQ is asserted. TPS389006 proceeds to check TEST_CFG.AT_SHDN register bit.
  5. If TEST_CFG.AT_SHDN register bit is set, BIST is executed (next state depends on BIST results).
  6. If TEST_CFG.AT_SHDN register bit is no set, the TPS389006 enters IDLE state.