SLVSG89B April   2021  – January 2024 TPS3899-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Nomenclature
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Timing Diagrams
    8. 6.8 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 VDD Hysteresis
      2. 7.3.2 User-Programmable Sense and Reset Time Delay
      3. 7.3.3 RESET/RESET Output
      4. 7.3.4 SENSE Input
        1. 7.3.4.1 Immunity to SENSE Pin Voltage Transients
    4. 7.4 Device Functional Modes
      1. 7.4.1 Normal Operation (VDD > VDD(min))
      2. 7.4.2 Above Power-On-Reset But Less Than VDD(min) (VPOR < VDD < VDD(min))
      3. 7.4.3 Below Power-On-Reset (VDD < VPOR)
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
    3. 8.3 Application Curves
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 Device Nomenclature
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.8 Typical Characteristics

Typical characteristics show the typical performance of the TPS3899-Q1 device. Test conditions are TA = 25°C,
VDD = 3.3V, and Rpull-up = 100kΩ, unless otherwise noted.

GUID-7484F1D2-21B0-4A4E-B376-18580CBDF909-low.svg
Figure 6-3 Supply Current vs Supply Voltage
GUID-ACB322E4-D99E-41C2-8062-B99E745FE6C7-low.svg
Figure 6-5 VIT- Accuracy vs Temperature
GUID-F06A4F1F-E658-4F9E-8F08-480E3FD65504-low.svg
Figure 6-7 SENSE Glitch Immunity (VIT-) vs Overdrive
GUID-E38412E1-9B42-4C31-B15B-10C657C83218-low.svg
VDD falling below VIT-
Figure 6-9 Propagation Delay vs Temperature
GUID-EEA4A7D8-1CDF-4FAF-88C4-5DD6CCA04022-low.svg
   
Figure 6-11 RESET Delay vs CTR Capacitance
GUID-5F66B8D1-6516-46B6-9E8A-F9079361DC6F-low.svg
Figure 6-13 SENSE Delay vs CTS Capacitance
GUID-96D8DF4D-C250-4294-9800-F26115C56116-low.svg
Figure 6-15 VOL vs Temperature
GUID-44992E4B-A995-48DF-B3F9-67C986A2C0FE-low.svg
Figure 6-4 SENSE Current vs VSENSE
GUID-63A2BFED-62BE-4207-9BCD-8D751F39963D-low.svg
Figure 6-6 VHYS vs Temperature
GUID-7238C196-C51F-4BD9-A6C9-E1BB65045D9E-low.svg
Figure 6-8 Startup Delay vs Temperature
GUID-5D4BE18B-029F-4807-A625-492DFB8244B1-low.svg
CTR = OPEN
Figure 6-10 Reset Time Delay vs Temperature
GUID-86AF5297-5BCF-4688-8CE0-91A9CCAD05CA-low.svg
CTS = OPEN
Figure 6-12 SENSE Delay vs Temperature
GUID-A499EE64-BB44-4A88-BD2F-2F87159EFB0A-low.svg
Figure 6-14 VOL vs IOL