SLUSBP9C SEPTEMBER 2013 – June 2018 TPS53513
PRODUCTION DATA.
From small-signal loop analysis, a buck converter using the D-CAP3 mode control architecture can be simplified as shown in Figure 35.
The D-CAP3 control architecture includes an internal ripple generation network enabling the use of very low-ESR output capacitors such as multilayered ceramic capacitors (MLCC). No external current sensing network or voltage compensators are required with D-CAP3 control architecture. The role of the internal ripple generation network is to emulate the ripple component of the inductor current information and then combine it with the voltage feedback signal to regulate the loop operation. For any control topologies supporting no external compensation design, there is a minimum and/or maximum range of the output filter it can support. The output filter used with the TPS53513 device is a lowpass L-C circuit. This L-C filter has double pole that is described in Equation 2.
At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS53513 device. The low frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a –40dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and increases the phase to 90 degree one decade above the zero frequency.
The inductor and capacitor selected for the output filter must be such that the double pole of Equation 2 is located close enough to the high-frequency zero so that the phase boost provided by the high-frequency zero provides adequate phase margin for the stability requirement.
SWITCHING
FREQUENCIES (fSW) (kHz) |
ZERO (fZ) LOCATION (kHz) |
---|---|
250 and 300 | 6 |
400 and 500 | 7 |
600 and 750 | 9 |
850 and 1000 | 12 |
After identifying the application requirements, the output inductance should be designed so that the inductor peak-to-peak ripple current is approximately between 25% and 35% of the ICC(max) (peak current in the application). Use Table 2 to help locate the internal zero based on the selected switching frequency. In general, where reasonable (or smaller) output capacitance is desired, Equation 3 can be used to determine the necessary output capacitance for stable operation.
If MLCC is used, consider the derating characteristics to determine the final output capacitance for the design. For example, when using an MLCC with specifications of 10-µF, X5R and 6.3 V, the deratings by DC bias and AC bias are 80% and 50%, respectively. The effective derating is the product of these two factors, which in this case is 40% and 4-µF. Consult with capacitor manufacturers for specific characteristics of the capacitors to be used in the system/applications.
Table 3 shows the recommended output filter range for an application design with the following specifications:
The minimum output capacitance is verified by the small-signal measurement conducted on the EVM using the following two criteria:
For the maximum output capacitance recommendation, simplify the procedure to adopt an unrealistically high output capacitance for this type of converter design, then verify the small-signal response on the EVM using the following one criteria:
As indicated by the phase margin, the actual maximum output capacitance (COUT(max)) can continue to go higher. However, small-signal measurement (bode plot) should be done to confirm the design.
Select a MODE pin configuration as shown in Table 4 to in double the R-C time-constant option for the maximum output capacitance design and application. Select a MODE pin configuration to use single R-C time constant option for the normal (or smaller) output capacitance design and application.
The MODE pin also selects skip-mode or FCCM-mode operation.
VOUT
(V) |
RLOWER
(kΩ) |
RUPPER
(kΩ) |
LOUT
(µH) |
COUT(min)
(µF) (1) |
CROSS-
OVER (kHz) |
PHASE
MARGIN (°) |
COUT(max)
(µF) (1) |
INTERNAL
RC SETTING (µs) |
INDUCTOR
ΔI/ICC(max) |
ICC(max)
(A) |
---|---|---|---|---|---|---|---|---|---|---|
0.6 | 10 | 0 | 0.36
PIMB065T-R36MS |
3 × 100 | 247 | 70 | 40 | 33% | 8 | |
48 | 62 | 30 x 100 | 80 | |||||||
1.2 | 10 | 0.68
PIMB065T-R68MS |
9 × 22 | 207 | 53 | 40 | 33% | |||
25 | 84 | 30 x 100 | 80 | |||||||
2.5 | 31.6 | 1.2
PIMB065T-1R2MS |
4 × 22 | 185 | 57 | 40 | 34% | |||
11 | 63 | 30 x 100 | 80 | |||||||
3.3 | 45.3 | 1.5
PIMB065T-1R5MS |
3 × 22 | 185 | 57 | 40 | 33% | |||
9 | 59 | 30 x 100 | 80 | |||||||
5.5 | 82.5 | 2.2
PIMB065T-2R2MS |
2 × 22 | 185 | 51 | 40 | 28% | |||
7 | 58 | 30 x 100 | 80 |
For higher output voltage at or above 2.0 V, additional phase boost might be required to secure sufficient phase margin due to phase delay/loss for higher output voltage (large on-time (tON)) setting in a fixed on time topology based operation.
A feedforward capacitor placing in parallel with RUPPER is found to be very effective to boost the phase margin at loop crossover. Refer to TI application note SLVA289 for details.
MODE
SELECTION |
ACTION | RMODE
(kΩ) |
R-C TIME
CONSTANT (µs) |
SWITCHING
FREQUENCIES fSW (kHz) |
||
---|---|---|---|---|---|---|
Skip Mode | Pull down to GND | 0 | 60 | 250 | and | 300 |
50 | 400 | and | 500 | |||
40 | 600 | and | 750 | |||
30 | 850 | and | 1000 | |||
150 | 120 | 250 | and | 300 | ||
100 | 400 | and | 500 | |||
80 | 600 | and | 750 | |||
60 | 850 | and | 1000 | |||
FCCM(1) | Connect to PGOOD | 20 | 60 | 250 | and | 300 |
50 | 400 | and | 500 | |||
40 | 600 | and | 750 | |||
30 | 850 | and | 1000 | |||
150 | 120 | 250 | and | 300 | ||
100 | 400 | and | 500 | |||
80 | 600 | and | 750 | |||
60 | 850 | and | 1000 | |||
FCCM | Connect to VREG | 0 | 120 | 250 | and | 300 |
100 | 400 | and | 500 | |||
80 | 600 | and | 750 | |||
60 | 850 | and | 1000 |