• Menu
  • Product
  • Email
  • PDF
  • Order now

  • TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter

    • SLVSDC9B November   2016  – November 2019 TPS54824

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter
  1. 1 Features
  2. 2 Applications
    1.     Simplified Schematic
  3. 3 Description
    1.     Efficiency
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Timing Requirements
    8. 6.8 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Fixed Frequency PWM Control
      2. 7.3.2  Continuous Conduction Mode Operation (CCM)
      3. 7.3.3  VIN Pins and VIN UVLO
      4. 7.3.4  Voltage Reference and Adjusting the Output Voltage
      5. 7.3.5  Error Amplifier
      6. 7.3.6  Enable and Adjustable UVLO
      7. 7.3.7  Soft Start and Tracking
      8. 7.3.8  Safe Start-up into Pre-Biased Outputs
      9. 7.3.9  Power Good
      10. 7.3.10 Sequencing (SS/TRK)
      11. 7.3.11 Adjustable Switching Frequency (RT Mode)
      12. 7.3.12 Synchronization (CLK Mode)
      13. 7.3.13 Bootstrap Voltage and 100% Duty Cycle Operation (BOOT)
      14. 7.3.14 Output Overvoltage Protection (OVP)
      15. 7.3.15 Overcurrent Protection
        1. 7.3.15.1 High-side MOSFET Overcurrent Protection
        2. 7.3.15.2 Low-side MOSFET Overcurrent Protection
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Switching Frequency
        2. 8.2.2.2  Output Inductor Selection
        3. 8.2.2.3  Output Capacitor
        4. 8.2.2.4  Input Capacitor
        5. 8.2.2.5  Output Voltage Resistors Selection
        6. 8.2.2.6  Soft-start Capacitor Selection
        7. 8.2.2.7  Undervoltage Lockout Set Point
        8. 8.2.2.8  Bootstrap Capacitor Selection
        9. 8.2.2.9  PGOOD Pull-up Resistor
        10. 8.2.2.10 Compensation
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Alternate Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 Community Resources
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  12. 12Mechanical, Packaging, and Orderable Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • RNV|18
    • MPQF461B
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • slvsdc9b_oa
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter

1 Features

  • Small 3.5-mm × 3.5-mm HotRod™ QFN package
  • Integrated 14.1-mΩ and 6.1-mΩ MOSFETs
  • Peak current mode control with fast transient response
  • 200-kHz to 1.6-MHz fixed switching frequency
  • Synchronizes to external clock
  • 0.6-V voltage reference ±0.85% over temperature
  • 0.6-V to 12-V output voltage range
  • Hiccup Current Limit
  • Safe start-up into pre-biased output voltage
  • Adjustable soft start and power sequencing
  • Adjustable input undervoltage lockout
  • 3-µA shutdown current
  • Power good output monitor for undervoltage and overvoltage
  • Output overvoltage protection
  • Non-latch thermal shutdown protection
  • –40°C to 150°C operating junction temperature

2 Applications

  • Telecom and wireless infrastructure
  • Test and measurement
  • Medical imaging equipment
  • Enterprise switching
  • Server

    • space

Simplified Schematic

TPS54824 Schem_slvsdc9.gif

3 Description

The TPS54824 is a full-featured 17-V (19-V maximum), 8-A synchronous step-down DC/DC converter in a 3.5 mm × 3.5 mm HotRod™ QFN package.

The device is optimized for small solution size through high efficiency and integrating the high-side and low-side MOSFETs. Further space savings are achieved through peak current mode control, which reduces component count, and by selecting a high switching frequency, reducing the inductor footprint.

The peak current mode control simplifies the loop compensation and provides fast transient response. Cycle-by-cycle peak current limiting on the high-side and low-side sourcing current limit protects the device in overload situations. Hiccup limits MOSFET power dissipation if a short circuit or over loading fault persists.

A power good supervisor circuit monitors the regulator output. The PGOOD pin is an open-drain output and goes high impedance when the output voltage is in regulation. An internal deglitch time prevents the PGOOD pin from pulling low unless a fault has occurred.

A dedicated EN pin can be used to control the regulator on/off and adjust the input undervoltage lockout. The output voltage start-up ramp is controlled by the SS/TRK pin, which allows operation as either a standalone power supply or in tracking situations.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
TPS54824 RNV (18) 3.50 mm × 3.50 mm
  1. For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency

TPS54824 D001_SLVSDC9.gif

4 Revision History

Changes from A Revision (February 2017) to B Revision

  • Changed Junction-to-ambient thermal resistance from 34 °C/W to to 25 °C/W.Go
  • Added paragraph at end of Soft Start and TrackingGo
  • Changed Equation 8Go
  • Added paragraph to end of Sequencing (SS/TRK)Go
  • Changed to "The selected switching frequency must also consider the 10% tolerance" from "Considering the 10% tolerance" Go
  • Changed to "The control loop needs to sense the change..." from "A regulator usually needs two or more clock cycles..." Go
  • Changed Equation 18Go
  • Changed from R8 to R6 and from R6 to R8 Go
  • Changed recommendations for feed forward capacitorGo
  • Changed Equation 34Go

Changes from * Revision (November 2016) to A Revision

  • Changed the VIN MAX value From: 18 V To: 19 V in the Absolute Maximum RatingsGo
  • Changed the BOOT MAX value From: 25 V To: 27 V in the Absolute Maximum RatingsGo
  • Changed the BOOT (10 ns transient) MAX value From: 27 V To: 30 V in the Absolute Maximum RatingsGo
  • Changed the BOOT (vs SW) MAX value From: 6.5 V To: 7 V in the Absolute Maximum RatingsGo
  • Changed the SW MAX value From: 19 V To: 20 V in the Absolute Maximum RatingsGo
  • Changed the SW (10 ns transient) MAX value From: 21 V To: 23 V in the Absolute Maximum RatingsGo

5 Pin Configuration and Functions

RNV Package
18-Pin VQFN-HR
Top View
TPS54824 PinOut_Top_slvsdc9.gif
Bottom View
TPS54824 PinOut_Bot_slvsdc9.gif

Pin Functions

PIN I/O DESCRIPTION
NAME NO.
BOOT 1 I Floating supply voltage for high-side MOSFET gate drive circuit. Connect a 0.1-µF ceramic capacitor between BOOT and SW pins.
VIN 2, 11 I Input voltage supply pin. Power for the internal circuit and the connection to drain of high-side MOSFET. Connect both pins to the input power source with a low impedance connection. Connect both pins and their neighboring PGND pins.
PGND 3, 4, 5, 8, 9, 10 – Ground return for low-side power MOSFET and its drivers.
SW 6, 7 O Switching node. Connected to the source of the high-side MOSFET and drain of the low-side MOSFET.
AGND 12 – Ground of internal analog circuitry. AGND must be connected to the PGND plane.
RT/CLK 13 I Switching frequency setting pin. In RT mode, an external timing resistor adjusts the switching frequency. In CLK mode, the device synchronizes to an external clock input to this pin.
FB 14 I Converter feedback input. Connect to the output voltage with a resistor divider.
COMP 15 I Error amplifier output and input to the PWM modulator. Connect loop compensation to this pin.
SS/TRK 16 I Soft-start and tracking pin. Connecting an external capacitor sets the soft-start time. This pin can also be used for tracking and sequencing.
EN 17 I Enable pin. Float or pull high to enable the device. Connect a resistor divider to this pin to implement adjustable under voltage lockout and hysteresis.
PGOOD 18 O Open-drain power good indicator. It is asserted low if output voltage is outside if the PGOOD thresholds, VIN is low, EN is low, device is in thermal shutdown or device is in soft-start.

6 Specifications

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale