SLVSFQ7A December 2020 – December 2021 TPS55288-Q1
PRODUCTION DATA
The data on the SDA line must be stable during the high level period of the clock. The high level or low level state of the data line can only change when the clock signal on the SCL line is low level. One clock pulse is generated for each data bit transferred.