SLVSBO6B January 2013 – July 2015 TPS65090
PRODUCTION DATA.
The TPS65090A is a single-chip power management IC for portable applications consisting of a battery charger with power path management for a dual or triple Li-Ion or Li-Polymer cell battery pack, three step-down converters, two always-on LDOs, and seven load switches with independent inputs.
As soon as a valid voltage at VSYS is applied, the LDOs start operating and providing a regulated output voltage at each of them. If DCDC1 is started, the output of the DCDC1 converter will be connected to the output of LDO1 with an internal bypass switch to ensure seamless transition. Finally, LDO1 will stop operating. LDO1 will restart when the voltage at its output drops below its regulation voltage. In this case, both outputs will be disconnected from each other. There will be no current flowing backward from the LDO1 output to the DCDC1 output. The same function is implemented for DCDC2 and LDO2.
The device automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or if the adapter power is not available. As soon as a valid voltage is detected on VACS and the voltage at VAC is higher than the battery voltage, the battery is disconnected and the AC power path switches controlled through the pins ACG and ACS are turned on. The system is powered through the adapter input. If the voltage on VACS is higher than the overvoltage protection threshold the AC power path switches are turned off or not turned on to protect the system from damage. Any voltage on VACS lower than the input undervoltage lockout (UVLO) threshold voltage will cause the AC power path switches to be off.
To protect the device and the system against reverse voltage additional external components are required to protect the pins VAC, VACS ACG and ACS which would be exposed to the reverse voltage. See the EVM documentation SLVU778 for more details.
In case the maximum adapter output current is not high enough to supply the complete system, the system can be powered through the adapter and the battery at the same time. If the adapter current is limited, the adapter voltage will drop to the battery voltage level and the backgate diode of the battery switch will conduct current.
To minimize the losses in this mode of operation, the battery switch is turned on. To detect whether there is still a power source connected at the AC input, the AC power path switches are turned off every 0.5 s for a few milliseconds. While the AC power path switches are off, VAC is discharged through a 1-kΩ resistor to GND. If the voltage at VACS did not drop below the input UVLO threshold voltage, the AC power path switches are turned on again to allow the power source connected to the AC input to supply the system again.
The status of the power supply is indicated through the status pins VACG, VBATG and VSYSG. All pins are open-drain outputs and need a pullup resistor to the respective logic supply voltage they are connected to.
VACG will be high if a voltage is detected at VAC and VACS which is in a useable window. This means the voltage detected at VACS must be lower than the overvoltage threshold and it must be higher than the input UVLO threshold voltage. Also, the voltage at VAC must be higher than battery voltage. If no battery is connected, the minimum voltage is above the UVLO threshold.
VSYSG will be high as soon as the system voltage, detected at VSYS_L1 and VSYS_L2, is above its undervoltage thresholds.
VBATG will be high if the voltage detected at FBC is between the minimum and the maximum voltage for battery good detection and the differential voltage VSRN - VVBAT is lower than 20 mV. This indicates that the battery discharge current is not exceeding the programmed maximum level.
Charging can be enabled by using the ENC pin or by programming the respective register through I2C. The charger will then start working when VACG is detected. If the battery is completely charged or charging has been terminated for any other reason, the charger will stay idle. Charging can be restarted by disabling the charger and enabling it again.
As soon as the charger is enabled it starts with battery detection as shown in Figure 36. If no battery or a battery short is detected the charger will continue with battery detection. If the battery is detected it will start charging.
The charger controls a low constant-charge current during a precharge phase when the battery is at a very low voltage and must be recovered. The charger controls a high fast-charge current if the battery voltage is greater than the low voltage threshold and less than the charge termination voltage. If the battery voltage has reached the charge termination voltage, the charger controls this voltage until the charge current has decayed below the charge termination threshold or the fast-charge safety timer has timed out. Precharge current and charge termination current are either 10% of the programmed fast-charge current if the fast-charge current is set to 1 A or higher. Otherwise they will be controlled to 100 mA. A complete charging cycle is shown in Figure 37.
To support charging with weak power sources, the charger stays in operation even if it cannot control the charge current at the programmed level. For this operating condition, the charge termination based on low charge current can be turned off by programming the respective register.
The fast-charge safety timer is programmed to its lowest value by default. The time-out time can be increased by programming higher values in the respective registers. It cannot be turned off.
All charge currents are defined depending on the current sense resistor connected between the pins SRN and SRP. The maximum fast-charge current generates a 40 mV voltage drop across this resistor. All other currents are lower.
The charge termination voltage is defined by a resistive voltage divider connected between battery, feedback input of the charger (FBC), and GND. The maximum voltage at FBC which is controlled is typically 2.1 V.
The charger has also inputs to measure the battery cell temperature. It supports using two different temperature sensors which can be placed at different locations in the battery pack. For more details on the temperature sensing circuit, refer to Application and Implementation. For biasing the temperature sense resistor networks and the internal comparator reference the voltage at the VREFT pin is used. It is turned off if the charger is disabled.
Charge current and charge termination voltage can be programmed to lower than the maximum values using the digital interface. They are also controlled and forced to lower values depending on the measured battery cell temperature. The respective values for the five different temperature regions can be programmed in the charge control registers (CG_CTRLx) using the digital interface. Default settings for temperature thresholds and the respective fast-charge current and charge termination voltages are defined according to JEITA recommendations for multicell battery packs. The definitions for the thresholds and temperature zones are shown in Figure 38. Figure 38 also shows the default values for temperature thresholds, charge current and charge termination voltage, which are programmed in TPS65090A. The optional values which can be programmed through the digital interface, can be found in Electrical Characteristics. The actual temperature zones the charger operates in, can be read out from the charge status register CG_STATUS1.
If the adapter current measured with a sense resistor between the pins ACN and ACP exceeds its programmed value or the adapter voltage measured at VACS drops below a certain level (typically 7 V, see Electrical Characteristics) the charge current is reduced automatically to avoid an overload condition of the AC adapter and an undervoltage condition for the system. The charge current is also reduced if the charger temperature measured in the IC is exceeding 100°C.
The charger indicates its current status of operation in two ways. One is the STAT output pin which can be used to drive an LED. The STAT pin can have three different states as described in Table 1. To get details about the current state of charging the charging status register CG_STATUS1 can be read.
CHARGING STATE | STAT PIN STATE |
---|---|
Charging complete Sleep mode Charging disabled |
HIGH |
Charging in progress (including recharging) | LOW |
Charging suspended No battery detected Safety timer fault (precharge, fast-charge) |
Blinking with 0.5 Hz |
A status change from charging suspended to charging active and back sets the interrupt CGACT and charging completed sets the interrupt CGCPL. Both interrupts can be masked. If not masked, they will trigger IRQ pin to go low when they are set.
The built in DC-DC converters are completely integrated except the required passive components. To maintain high efficiency, they are implemented as synchronous step-down converters. At medium and heavy loads they are operating in a PWM mode. As soon as the inductor current gets discontinuous, which means that the output current gets lower than half of the inductor ripple current the converters enter Power Save Mode. In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.
All DC-DC converters can be enabled using their ENx pins. If they should be enabled using the digital interface the enable pin function can be masked in the DCDCx_CTRL register. If masked enable only works by writing a 1 to the EN bit in the DCDCx_CTRL register.
As soon as the output voltage reaches 80% of the input voltage, the power good register bit for this converter is set to 1. If the output voltage drops below this threshold the power good bit is set back to 0.
The start-up of the converter is controlled by an internal soft-start to make sure the output voltage is built up smoothly and the inrush current during start-up is kept at minimum.
All converters are current limited. The current limit is controlling the maximum output current. If the current limit is controlling the converter its respective OLDCDCx interrupt bits are set to 1. The OLDCDCx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.
To make sure that the output voltage of the DC-DC converters is decreasing fast to a safe low value a built in output auto-discharge function can be enabled using the ADENDCDC bit in the respective DCDCx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the converter is disabled. While the converter is enabled, its output discharge circuit is off to save power.
Load switches are turned on using the digital control interface by writing 1 in the ENFETx bit of their load switch control register FETx_CTRL. They cannot be enabled before DCDC1 and DCDC2 have been started and their output voltage is above their power good level. If DCDC1 or DCDC2 will be disabled, load switches will be immediately disabled as well and enabled if both DC-DC converters are enabled again.
After being turned on, the output voltage of the load switch is ramped up with a controlled slope (<1 V / μs) . The current limit is active during that time and does not allow the current to overshoot. This means the slope can be slower if controlled by the current limit.
After being turned on, a timer is started. If the timer terminates, the output voltage must have reached the input voltage. Otherwise, the load switch is turned off again expecting an overload condition. The minimum value of the timer is 200 μs. This timer is used as well if the load switch control limits the current. The timer can be extended through the digital control interface using 4 steps (max factor 16 up to 3 ms). If the load switch has been turned off by this safety timer, the load switch can only been turned on again by reprogramming its ENFETx bit to 1 again.
As soon as the output voltage reaches 80% of the input voltage, the power good register bit for this load switch is set to 1. If the output voltage drops below this threshold, the power good bit is set back to 0.
All load switches are current limited. The current limit is regulating the maximum output current. A temperature sensor can trigger the turnoff of the load switch as well. If the current limit is controlling the switch, their respective OLFETx interrupt bits are set to 1. The OLFETx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.
To make sure that a voltage on the output of FET2 is not supplying its input while turned off, it is reverse-current protected. This feature is only available at FET2 to support controlling circuit blocks which can get power from an external source while the system is turned off, like HDMI.
To make sure that the output voltage of the load switches is decreasing fast to a safe low value, a built-in output auto-discharge function can be enabled using the ADENFETx bit in the respective FETx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the load switch is disabled. While the load switch is enabled, its output discharge circuit is off to save power.
Analog-to-digital conversion is controlled according to the flow chart shown in Figure 39. After enabling the ADC, the channel which should be measured must be defined in the ADC control register. Analog-to-digital conversion is started by writing the start command in the ADC register. As soon as conversion is finished, ADEOC is set to 1 and the data is available in the ADOUT registers.
The device has 2 built-in undervoltage detectors. If the system voltage is not high enough to safely operate the DC-DC converters, they are shut down with the higher undervoltage threshold which also sets VSYSG high as soon as the system voltage has increased above this threshold. In this condition, the LDOs are still on to supply the internal control circuitry. If the system voltage further decreases and hits the second lower undervoltage threshold, the LDOs are turned off as well and the internal control circuit is disabled. The control circuit is reset and restarted if the supply voltage increases above the lower undervoltage threshold.
The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see Electrical Characteristics), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.
The device monitors several internal states of power path, charger, DC-DC converters, and load switches. If any of those states changes, an interrupt can be asserted. By default, all states are masked, so any state which should generate an interrupt must be unmasked. If an unmasked state changes, it will generate an interrupt, which means the output impedance of the IRQ pin will go low, and if properly connected, the voltage will go low. What has caused the interrupt can be read out from the interrupt status registers IRQ1 and IRQ2. The interrupt will be cleared by writing a zero to the IRQ bit in the interrupt status register IRQ1. The content of the status registers are refreshed only after an interrupt has occurred.
The TPS65090A is designed with two LDOs that have a fixed voltage and are 'always on'. It is also designed with two fixed-voltage converters. Using external feedback resistors, a third DC-DC converter can be programmed to any voltage within the range of 1 V to 5 V. The devices also has seven load switches (one system voltage switch, one 5-V switch, and five 3.3-V switches) that can be connected as needed by the end application.
I2C is a 2-wire serial interface developed by NXP (formerly Philips Semiconductor) (see I2C-Bus Specification and user manual, Rev 4, 13 February 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I2C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.
TPS6509x works as a slave and supports the following data transfer modes, as defined in the I2C-Bus Specification: standard mode (100 kbps), fast-mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents are loaded when voltage is applied to TPS6509x higher than the UVLO threshold. The I2C interface is running from an internal oscillator that is automatically enabled when there is an access to the interface.
The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as H/S-mode.
The TPS6509x supports 7-bit addressing; 10-bit addressing and general call address are not supported. The default device address is set to 1001000.The 2 LSB bits of the address are factory programmable. Contact TI about availability of different default device addresses.
All registers are set to their default value when the supply voltage is below the UVLO threshold.
The master initiates data transfer by generating a START condition. The START condition is when a high-to-low transition occurs on the SDA line while SCL is high, see Figure 40. All I2C-compatible devices should recognize a START condition.
The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see Figure 41. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge, see Figure 42, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit = 0) or receive data from the slave (R/W bit = 1). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.
To signal the end of the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high, see Figure 40. This releases the bus and stops the communication link with the addressed slave. All I2C compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address
Attempting to read data from register addresses not listed in this section results in FFh being read out.
When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.
The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.
The master then generates a repeated START condition (a repeated START condition has the same timing as the START condition). After this repeated START condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A STOP condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a STOP condition, repeated START conditions are used to secure the bus in HS-mode.
Trying to read data from register addresses not listed in this section results in FFh being read out.
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
OLDCDC2 | OLDCDC1 | CGCPL | CGACT | VBATG | VSYSG | VACG | IRQ |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r/w |
OLDCDC2 | Overload on DCDC2, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLDCDC1 | Overload on DCDC1, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
CGCPL | Charging completed, IRQ on change to 1, cleared on interrupt clear 0: charging not completed 1: charging completed |
||||||
CGACT | Charging status, interrupt on change 0: charging suspended 1: charging active |
||||||
VBATG | VBAT status, interrupt on change 0: VBAT not available 1: VBAT available and useable |
||||||
VSYSG | VSYS status, interrupt on change 0: VSYS not available 1: VSYS available and useable |
||||||
VACG | VAC status, interrupt on change 0: VAC not available 1: VAC available and useable |
||||||
IRQ | Interrupt 0: interrupt cleared 1: interrupt asserted |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
OLFET7 | OLFET6 | OLFET5 | OLFET4 | OLFET3 | OLFET2 | OLFET1 | OLDCDC3 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r |
OLFET7 | Overload on FET7, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET6 | Overload on FET6, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET5 | Overload on FET5, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET4 | Overload on FET4, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET3 | Overload on FET3, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET2 | Overload on FET2, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLFET1 | Overload on FET1, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
||||||
OLDCDC3 | Overload on DCDC3, IRQ on change to 1, cleared on interrupt clear 0: normal operation 1: overload |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
OLDCDC2MASK | OLDCDC1MASK | CGCPLMASK | CGACTMASK | VBATGMASK | VSYSGMASK | VACGMASK | reserved |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r |
OLDCDC2MASK | Enable overload on DCDC2 interrupt 0: disabled 1: enabled |
||||||
OLDCDC1MASK | Enable overload on DCDC1 interrupt 0: disabled 1: enabled |
||||||
CGCPLMASK | Enable charging completed status interrupt 0: disabled 1: enabled |
||||||
CGACTMASK | Enable charging status interrupt 0: disabled 1: enabled |
||||||
VBATGMASK | Enable VBAT status interrupt 0: disabled 1: enabled |
||||||
VSYSGMASK | Enable VSYS status interrupt 0: disabled 1: enabled |
||||||
VACGMASK | Enable VAC status interrupt 0: disabled 1: enabled |
||||||
reserved |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
OLFET7MASK | OLFET6MASK | OLFET5MASK | OLFET4MASK | OLFET3MASK | OLFET2MASK | OLFET1MASK | OLDCDC3MASK |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
OLFET7MASK | Enable overload on FET7 interrupt 0: disabled 1: enabled |
||||||
OLFET6MASK | Enable overload on FET6 interrupt 0: disabled 1: enabled |
||||||
OLFET5MASK | Enable overload on FET5 interrupt 0: disabled 1: enabled |
||||||
OLFET4MASK | Enable overload on FET4 interrupt 0: disabled 1: enabled |
||||||
OLFET3MASK | Enable overload on FET3 interrupt 0: disabled 1: enabled |
||||||
OLFET2MASK | Enable overload on FET2 interrupt 0: disabled 1: enabled |
||||||
OLFET1MASK | Enable overload on FET1 interrupt 0: disabled 1: enabled |
||||||
OLDCDC3MASK | Enable overload on DCDC3 interrupt 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | IBATSET | IACSET | FASTTIME[2] | FASTTIME[1] | FASTTIME[0] | ENCMASK | ENC |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
reserved | |||||||
IBATSET | Maximum battery discharge current 0: 100% of programmed current 1: 90% of programmed current |
||||||
IACSET | Maximum adapter current 0: 100% of programmed current 1: 90% of programmed current |
||||||
FASTTIME[2:0] | Fast-charge safety timer 000: 2 hrs 001: 3 hrs 010: 4 hrs 011: 5 hrs 100: 6 hrs 101: 7 hrs 110: 8 hrs 111: 10 hrs |
||||||
ENCMASK | Enable external charge enable pin 0: external control off 1: external control on |
||||||
ENC | Enable charger 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
T1_SET[2] | T1_SET[1] | T1_SET[0] | T01_VSET[1] | T01_VSET[0] | T01_ISET[2] | T01_ISET[1] | T01_ISET[0] |
0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
T1_SET[2:0] | Temperature threshold for T1 000: -10°C (for a default NTC resistor network) 001: 0°C (for a default NTC resistor network) 010: 10°C (for a default NTC resistor network) 011: 15°C (for a default NTC resistor network) 100: 40°C (for a default NTC resistor network) 101: 45°C (for a default NTC resistor network) 110: 50°C (for a default NTC resistor network) 111: 60°C (for a default NTC resistor network) |
||||||
T01_VSET[1:0] | Charge termination feedback voltage for T01 temperature range 00: 2.0 V 01: 2.05 V 10: 2.075 V 11: 2.1 V |
||||||
T01_ISET[2:0] | Maximum fast charge current for T01 temperature range 000: 0% of resistor programmed current 001: 25% of resistor programmed current 010: 37.5% of resistor programmed current 011: 50% of resistor programmed current 100: 62.5% of resistor programmed current 101: 75% of resistor programmed current 110: 87.5% of resistor programmed current 111: 100% of resistor programmed current |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
T2_SET[2] | T2_SET[1] | T2_SET[0] | T12_VSET[1] | T12_VSET[0] | T12_ISET[2] | T12_ISET[1] | T12_ISET[0] |
0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
T2_SET[2:0] | Temperature threshold for T2 000: -10°C (for a default NTC resistor network) 001: 0°C (for a default NTC resistor network) 010: 10°C (for a default NTC resistor network) 011: 15°C (for a default NTC resistor network) 100: 40°C (for a default NTC resistor network) 101: 45°C (for a default NTC resistor network) 110: 50°C (for a default NTC resistor network) 111: 60°C (for a default NTC resistor network) |
||||||
T12_VSET[1:0] | Charge termination feedback voltage for T12 temperature range 00: 2.0 V 01: 2.05 V 10: 2.075 V 11: 2.1 V |
||||||
T12_ISET[2:0] | Maximum fast charge current for T12 temperature range 000: 0% of resistor programmed current 001: 25% of resistor programmed current 010: 37.5% of resistor programmed current 011: 50% of resistor programmed current 100: 62.5% of resistor programmed current 101: 75% of resistor programmed current 110: 87.5% of resistor programmed current 111: 100% of resistor programmed current |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
T3_SET[2] | T3_SET[1] | T3_SET[0] | T23_VSET[1] | T23_VSET[0] | T23_ISET[2] | T23_ISET[1] | T23_ISET[0] |
1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
T3_SET[2:0] | Temperature threshold for T3 000: -10°C (for a default NTC resistor network) 001: 0°C (for a default NTC resistor network) 010: 10°C (for a default NTC resistor network) 011: 15°C (for a default NTC resistor network) 100: 40°C (for a default NTC resistor network) 101: 45°C (for a default NTC resistor network) 110: 50°C (for a default NTC resistor network) 111: 60°C (for a default NTC resistor network) |
||||||
T23_VSET[1:0] | Charge termination feedback voltage for T23 temperature range 00: 2.0 V 01: 2.05 V 10: 2.075 V 11: 2.1 V |
||||||
T23_ISET[2:0] | Maximum fast charge current for T23 temperature range 000: 0% of resistor programmed current 001: 25% of resistor programmed current 010: 37.5% of resistor programmed current 011: 50% of resistor programmed current 100: 62.5% of resistor programmed current 101: 75% of resistor programmed current 110: 87.5% of resistor programmed current 111: 100% of resistor programmed current |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
T4_SET[2] | T4_SET[1] | T4_SET[0] | T34_VSET[1] | T34_VSET[0] | T34_ISET[2] | T34_ISET[1] | T34_ISET[0] |
1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
T4_SET[2:0] | Temperature threshold for T4 000: -10°C (for a default NTC resistor network) 001: 0°C (for a default NTC resistor network) 010: 10°C (for a default NTC resistor network) 011: 15°C (for a default NTC resistor network) 100: 40°C (for a default NTC resistor network) 101: 45°C (for a default NTC resistor network) 110: 50°C (for a default NTC resistor network) 111: 60°C (for a default NTC resistor network) |
||||||
T34_VSET[1:0] | Charge termination feedback voltage for T34 temperature range 00: 2.0 V 01: 2.05 V 10: 2.075 V 11: 2.1 V |
||||||
T34_ISET[2:0] | Maximum fast charge current for T34 temperature range 000: 0% of resistor programmed current 001: 25% of resistor programmed current 010: 37.5% of resistor programmed current 011: 50% of resistor programmed current 100: 62.5% of resistor programmed current 101: 75% of resistor programmed current 110: 87.5% of resistor programmed current 111: 100% of resistor programmed current |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | ENRECG | NOITERM | T40_VSET[1] | T40_VSET[0] | T40_ISET[2] | T40_ISET[1] | T40_ISET[0] |
1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
reserved | |||||||
ENRECG | Enable of automatic recharge based on battery voltage detected 0: disabled 1: enabled |
||||||
NOITERM | Disable charging termination based on low charge current detected 0: charging stops when low charge current is detected 1: charging continues when low charge current is detected |
||||||
T40_VSET[1:0] | Charge termination feedback voltage for T40 temperature range 00: 2.0 V 01: 2.05 V 10: 2.075 V 11: 2.1 V |
||||||
T40_ISET[2:0] | Maximum fast charge current for T40 temperature range 000: 0% of resistor programmed current 001: 25% of resistor programmed current 010: 37.5% of resistor programmed current 011: 50% of resistor programmed current 100: 62.5% of resistor programmed current 101: 75% of resistor programmed current 110: 87.5% of resistor programmed current 111: 100% of resistor programmed current |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
STATECG[3] | STATECG[2] | STATECG[1] | STATECG[0] | TOC[1] | TOC[0] | OCC | OTC |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r |
STATECG[3:0] | Charger status indication: 0000: not used 0001: not used 0010: charger idle 0011: battery detection 0100: battery detection 0101: charging in precharge 0110: charging in fast-charge 0111: not used 1000: not used 1001: not used 1010: charging completed 1011: not used 1100: not used 1101: battery detection, wait for start charging 1110: not used 1111: not used |
||||||
TOC[1:0] | Charger time-out indication 00: no time-out 01: precharge time-out 10: fast-charge time-out 11: no time-out |
||||||
OCC | Overcurrent charger 0: no overcurrent detected 1: overcurrent detected |
||||||
OTC | Overtemperature charger 0: no overtermperature detected 1: overtemperature detected |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | reserved | TS2_ZONE[2] | TS2_ZONE[1] | TS2_ZONE[0] | TS1_ZONE[2] | TS1_ZONE[1] | TS1_ZONE[0] |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r |
reserved[1:0] | |||||||
TS2_ZONE[2:0] | Temperature zone reading for TS2 000: temperature zone 01 001: temperature zone 12 010: temperature zone 23 011: temperature zone 34 100: temperature zone 40 101: not used 110: not used 111: not used |
||||||
TS1_ZONE[2:0] | Temperature zone reading for TS1 000: temperature zone 01 001: temperature zone 12 010: temperature zone 23 011: temperature zone 34 100: temperature zone 40 101: not used 110: not used 111: not used |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | OC | OT | PG | ADENDCDC | reserved | ENMASK | EN |
1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
r | r | r | r | r/w | r | r/w | r/w |
reserved | |||||||
OC | Overcurrent DCDC1 0: no overcurrent detected 1: overcurrent detected |
||||||
OT | Overtemperature DCDC1 0: no overtermperature detected 1: overtemperature detected |
||||||
PG | Power good of DCDC1 status 0: no output voltage power good 1: output voltage power good |
||||||
ADENDCDC | Enable output auto-discharge of DCDC1 0: disabled 1: enabled |
||||||
reserved | |||||||
ENMASK | Enable external DCDC1 enable pin 0: external control off 1: external control on |
||||||
EN | Enable DCDC1 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | OC | OT | PG | ADENDCDC | reserved | ENMASK | EN |
1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
r | r | r | r | r/w | r | r/w | r/w |
reserved | |||||||
OC | Overcurrent DCDC2 0: no overcurrent detected 1: overcurrent detected |
||||||
OT | Overtemperature DCDC2 0: no overtermperature detected 1: overtemperature detected |
||||||
PG | Power good of DCDC2 status 0: no output voltage power good 1: output voltage power good |
||||||
ADENDCDC | Enable output auto-discharge of DCDC2 0: disabled 1: enabled |
||||||
reserved | |||||||
ENMASK | Enable external DCDC2 enable pin 0: external control off 1: external control on |
||||||
EN | Enable DCDC2 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | OC | OT | PG | ADENDCDC | reserved | ENMASK | EN |
1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
r | r | r | r | r/w | r | r/w | r/w |
reserved | |||||||
OC | Overcurrent DCDC3 0: no overcurrent detected 1: overcurrent detected |
||||||
OT | Overtemperature DCDC3 0: no overtermperature detected 1: overtemperature detected |
||||||
PG | Power good of DCDC3 status 0: no output voltage power good 1: output voltage power good |
||||||
ADENDCDC | Enable output auto-discharge of DCDC3 0: disabled 1: enabled |
||||||
reserved | |||||||
ENMASK | Enable external DCDC3 enable pin 0: external control off 1: external control on |
||||||
EN | Enable DCDC3 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET1 | OCFET1 | OTFET1 | PGFET1 | WTFET1[1] | WTFET1[0] | ADENFET1 | ENFET1 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET1 | Time-out FET1, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET1 | Overcurrent FET1 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET1 | Overtemperature FET1 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET1 | Power good of FET1 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET1[1:0] | Wait time for current limited time-out of FET1 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET1 | Enable output auto-discharge of FET1 0: disabled 1: enabled |
||||||
ENFET1 | Enable FET1 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET2 | OCFET2 | OTFET2 | PGFET2 | WTFET2[1] | WTFET2[0] | ADENFET2 | ENFET2 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET2 | Time-out FET2, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET2 | Overcurrent FET2 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET2 | Overtemperature FET2 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET2 | Power good of FET2 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET2[1:0] | Wait time for current limited time-out of FET2 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET2 | Enable output auto-discharge of FET2 0: disabled 1: enabled |
||||||
ENFET2 | Enable FET2 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET3 | OCFET3 | OTFET3 | PGFET3 | WTFET3[1] | WTFET3[0] | ADENFET3 | ENFET3 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET3 | Time-out FET3, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET3 | Overcurrent FET3 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET3 | Overtemperature FET3 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET3 | Power good of FET3 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET3[1:0] | Wait time for current limited time-out of FET3 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET3 | Enable output auto-discharge of FET3 0: disabled 1: enabled |
||||||
ENFET3 | Enable FET3 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET4 | OCFET4 | OTFET4 | PGFET4 | WTFET4[1] | WTFET4[0] | ADENFET4 | ENFET4 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET4 | Time-out FET4, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET4 | Overcurrent FET4 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET4 | Overtemperature FET4 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET4 | Power good of FET4 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET4[1:0] | Wait time for current limited time-out of FET4 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET4 | Enable output auto-discharge of FET4 0: disabled 1: enabled |
||||||
ENFET4 | Enable FET4 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET5 | OCFET5 | OTFET5 | PGFET5 | WTFET5[1] | WTFET5[0] | ADENFET5 | ENFET5 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET5 | Time-out FET5, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET5 | Overcurrent FET5 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET5 | Overtemperature FET5 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET5 | Power good of FET5 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET5[1:0] | Wait time for current limited time-out of FET5 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET5 | Enable output auto-discharge of FET5 0: disabled 1: enabled |
||||||
ENFET5 | Enable FET5 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET6 | OCFET6 | OTFET6 | PGFET6 | WTFET6[1] | WTFET6[0] | ADENFET6 | ENFET6 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET6 | Time-out FET6, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET6 | Overcurrent FET6 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET6 | Overtemperature FET6 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET6 | Power good of FET6 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET6[1:0] | Wait time for current limited time-out of FET6 00: 200-µs minimum wait time 01: 800-µs minimum wait time 10: 1600-µs minimum wait time 11: 3200-µs minimum wait time |
||||||
ADENFET6 | Enable output auto-discharge of FET6 0: disabled 1: enabled |
||||||
ENFET6 | Enable FET6 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
TOFET7 | OCFET7 | OTFET7 | PGFET7 | WTFET7[1] | WTFET7[0] | ADENFET7 | ENFET7 |
0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
r | r | r | r | r/w | r/w | r/w | r/w |
TOFET7 | Time-out FET7, start-up, overload 0: no time-out detected 1: time-out detected |
||||||
OCFET7 | Overcurrent FET7 0: no overcurrent detected 1: overcurrent detected |
||||||
OTFET7 | Overtemperature FET7 0: no overtermperature detected 1: overtemperature detected |
||||||
PGFET7 | Power good of FET7 status 0: no output voltage power good 1: output voltage power good |
||||||
WTFET7[1:0] | Wait time for current limited time-out of FET7 00: 200 us minimum wait time 01: 800 us minimum wait time 10: 1600 us minimum wait time 11: 3200 us minimum wait time |
||||||
ADENFET7 | Enable output auto-discharge of FET7 0: disabled 1: enabled |
||||||
ENFET7 | Enable FET7 0: disabled 1: enabled |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | ADSTART | ADEOC | ENADREF | ADC[3] | ADC[2] | ADC[1] | ADC[0] |
0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
r | r/w | r | r/w | r/w | r/w | r/w | r/w |
reserved | |||||||
ADSTART | ADC conversion start, bit is set to 0 if conversion is completed 0: no conversion in progress, conversion completed 1: start conversion |
||||||
ADEOC | ADC end of conversion 0: conversion not finished 1: conversion finished |
||||||
ENADREF | Enable ADC reference voltage 0: disabled 1: enabled |
||||||
ADC[3:0] | ADC input channel select 0000: VAC 0001: VBAT 0010: IAC 0011: IBAT 0100: IDCDC1 0101: IDCDC2 0110: IDCDC3 0111: IFET1 1000: IFET2 1001: IFET3 1010: IFET4 1011: IFET5 1100: IFET6 1101: IFET7 1110: not used 1111: not used |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
AD0 | AD0 | AD0 | AD0 | AD0 | AD0 | AD0 | AD0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r |
AD0[7:0] | ADC result data [7:0] |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|
reserved | reserved | reserved | reserved | reserved | reserved | AD0 | AD0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r | r | r | r | r | r | r | r |
reserved[5:0] | |||||||
AD0[9:8] | ADC result data [9:8] |
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
OTP_RELOAD | SPARE2[6] | SPARE2[5] | SPARE2[4] | SPARE2[3] | SPARE2[2] | SPARE2[1] | SPARE2[0] |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
OTP_RELOAD | Register reset, bit is set to 0 after reset 0: no reset 1: reset register content |
||||||
SPARE2[6:0] | Spare user register cells |