SLVSBB0D April 2012 – February 2018 TPS65197
PRODUCTION DATA.
At power up VGL1 and VGL2 must be present before VGH is rising. VGL1 must be always more negative or equal to VGL2, VGH should not rise faster than in 100 us. All clock output channels and DISCH1 follow VGL1, DISCH2 follows VGL2 until VGH rises above its rising UVLO threshold voltage of 15 V, then all clock output channels of the TPS65197B follow their input signals. The TPS65197 has a different startup behavior as CLKOUT1 to CLKOUT6 are forced to VGL1 until the 1st rising edge of CLKIN1 releases all clocks. The discharge-sense (DIS_SENSE) voltage must be higher than its maximum threshold voltage of 1.36 V before VGH reaches the rising UVLO threshold of 15 V, otherwise all outputs are forced to VGH and the state is latched. The selected Charge-Sharing method is latched when VGH reaches the rising UVLO according to the SEL_CS voltage, it is reset with the falling UVLO.