SBVS038V September   2003  – September 2024 TPS736

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Thermal Information
    6. 5.6 Electrical Characteristics
    7. 5.7 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Output Noise
      2. 6.3.2 Internal Current Limit
      3. 6.3.3 Enable Pin and Shutdown
      4. 6.3.4 Reverse Current
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation with 1.7 V ≤ VIN ≤ 5.5 V and VEN ≥ 1.7 V
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input and Output Capacitor Requirements
        2. 7.2.2.2 Dropout Voltage
        3. 7.2.2.3 Transient Response
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 Power Dissipation
        2. 7.4.1.2 Thermal Protection
        3. 7.4.1.3 Package Mounting
      2. 7.4.2 Layout Examples
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Development Support
        1. 8.1.1.1 Evaluation Modules
        2. 8.1.1.2 Spice Models
      2. 8.1.2 Device Nomenclature
    2. 8.2 Documentation Support
      1. 8.2.1 Related Documentation
    3. 8.3 Receiving Notification of Documentation Updates
    4. 8.4 Support Resources
    5. 8.5 Trademarks
    6. 8.6 Electrostatic Discharge Caution
    7. 8.7 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.7 Typical Characteristics

For all voltage versions, at TJ = 25°C, VIN = VOUT(nom) + 0.5 V, IOUT = 10 mA, VEN = 1.7 V, and COUT = 0.1 μF, unless otherwise noted.

TPS736 Load Regulation
Legacy silicon
Figure 5-1 Load Regulation
TPS736 Line Regulation
Legacy silicon
Figure 5-3 Line Regulation
TPS736 Dropout Voltage vs Output Current
Legacy silicon
Figure 5-5 Dropout Voltage vs Output Current
TPS736 Dropout Voltage vs Temperature
Legacy silicon
Figure 5-7 Dropout Voltage vs Temperature
TPS736 Output Voltage Accuracy Histogram
Legacy silicon
Figure 5-9 Output Voltage Accuracy Histogram
TPS736 Ground Pin Current vs Output Current
Legacy silicon
Figure 5-11 Ground Pin Current vs Output Current
TPS736 Ground Pin Current vs Temperature
Legacy silicon
Figure 5-13 Ground Pin Current vs Temperature
TPS736 Ground Pin Current In Shutdown vs Temperature
Legacy silicon
Figure 5-15 Ground Pin Current In Shutdown vs Temperature
TPS736 Current Limit vs VOUT (Foldback)
Legacy silicon
Figure 5-17 Current Limit vs VOUT (Foldback)
TPS736 Current Limit vs VIN
Legacy silicon
Figure 5-19 Current Limit vs VIN
TPS736 Current Limit vs Temperature
Legacy silicon
Figure 5-21 Current Limit vs Temperature
TPS736 PSRR (Ripple Rejection) vs Frequency
Legacy silicon
Figure 5-23 PSRR (Ripple Rejection) vs Frequency
TPS736 PSRR (Ripple Rejection) vs VIN – VOUT
Legacy silicon
Figure 5-25 PSRR (Ripple Rejection) vs VIN – VOUT
TPS736 Noise Spectral Density CNR = 0 μF
Legacy silicon
Figure 5-27 Noise Spectral Density CNR = 0 μF
TPS736 Noise Spectral Density CNR = 0.01 μF
Legacy silicon
Figure 5-29 Noise Spectral Density CNR = 0.01 μF
TPS736 RMS Noise Voltage vs COUT
Legacy silicon
Figure 5-31 RMS Noise Voltage vs COUT
TPS736 RMS Noise Voltage vs CNR
Legacy silicon
Figure 5-33 RMS Noise Voltage vs CNR
TPS736 TPS73633 Load Transient Response
Legacy silicon
Figure 5-35 TPS73633 Load Transient Response
TPS736 TPS73633 Line Transient Response
Legacy silicon
Figure 5-37 TPS73633 Line Transient Response
TPS736 TPS73633 Turn-On Response
Legacy silicon
Figure 5-39 TPS73633 Turn-On Response
TPS736 TPS73633 Turn-Off Response
Legacy silicon
Figure 5-41 TPS73633 Turn-Off Response
TPS736 TPS73633 Power-Up, Power-Down
Legacy silicon
Figure 5-43 TPS73633 Power-Up, Power-Down
TPS736 IENABLE vs Temperature
Legacy silicon
Figure 5-45 IENABLE vs Temperature
TPS736 TPS73601 RMS Noise Voltage vs CFB
Legacy silicon
Figure 5-47 TPS73601 RMS Noise Voltage vs CFB
TPS736 TPS73601 IFB vs Temperature
Legacy silicon
Figure 5-49 TPS73601 IFB vs Temperature
TPS736 TPS73601 Load Transient, Adjustable Version
Legacy silicon
Figure 5-51 TPS73601 Load Transient, Adjustable Version
TPS736 TPS73601 Line Transient, Adjustable Version
Legacy silicon
Figure 5-53 TPS73601 Line Transient, Adjustable Version
TPS736 Load Regulation
New silicon, M3 suffix
Figure 5-2 Load Regulation
TPS736 Line Regulation
New silicon, M3 suffix
Figure 5-4 Line Regulation
TPS736 Dropout Voltage vs Output Current
New silicon, M3 suffix
Figure 5-6 Dropout Voltage vs Output Current
TPS736 Dropout Voltage vs Temperature
New silicon, M3 suffix
Figure 5-8 Dropout Voltage vs Temperature
TPS736 Output Voltage Drift Histogram
Legacy silicon
Figure 5-10 Output Voltage Drift Histogram
TPS736 Ground Pin Current vs Output Current
New silicon, M3 suffix
Figure 5-12 Ground Pin Current vs Output Current
TPS736 Ground Pin Current vs Temperature
New silicon, M3 suffix
Figure 5-14 Ground Pin Current vs Temperature
TPS736 Ground Pin Current in Shutdown vs Temperature
New silicon, M3 suffix
Figure 5-16 Ground Pin Current in Shutdown vs Temperature
TPS736 Current Limit vs VOUT (Foldback)
New silicon, M3 suffix
Figure 5-18 Current Limit vs VOUT (Foldback)
TPS736 Current Limit vs VIN
New silicon, M3 suffix
Figure 5-20 Current Limit vs VIN
TPS736 Current Limit vs Temperature
New silicon, M3 suffix
Figure 5-22 Current Limit vs Temperature
TPS736 PSRR (Ripple Rejection) vs Frequency
New silicon, M3 suffix
Figure 5-24 PSRR (Ripple Rejection) vs Frequency
TPS736 PSRR (Ripple Rejection) vs VIN – VOUT
New silicon, M3 suffix
Figure 5-26 PSRR (Ripple Rejection) vs VIN – VOUT
TPS736 Noise Spectral Density CNR = 0 μF
New silicon, M3 suffix
Figure 5-28 Noise Spectral Density CNR = 0 μF
TPS736 Noise Spectral Density CNR = 0.01 μF
New silicon, M3 suffix
Figure 5-30 Noise Spectral Density CNR = 0.01 μF
TPS736 RMS Noise Voltage vs COUT
New silicon, M3 suffix
Figure 5-32 RMS Noise Voltage vs COUT
TPS736 RMS Noise Voltage vs CNR
New silicon, M3 suffix
Figure 5-34 RMS Noise Voltage vs CNR
TPS736 TPS73633 Load Transient Response
New silicon, M3 suffix
Figure 5-36 TPS73633 Load Transient Response
TPS736 TPS73633 Line Transient Response
New silicon, M3 suffix
Figure 5-38 TPS73633 Line Transient Response
TPS736 TPS73633 Turn-On Response
New silicon, M3 suffix
Figure 5-40 TPS73633 Turn-On Response
TPS736 TPS73633 Turn-Off Response
New silicon, M3 suffix
Figure 5-42 TPS73633 Turn-Off Response
TPS736 TPS73633 Power-Up, Power-Down
New silicon, M3 suffix
Figure 5-44 TPS73633 Power-Up, Power-Down
TPS736 IENABLE vs Temperature
New silicon, M3 suffix
Figure 5-46 IENABLE vs Temperature
TPS736 TPS73601 RMS Noise Voltage vs CFB
New silicon, M3 suffix
Figure 5-48 TPS73601 RMS Noise Voltage vs CFB
TPS736 TPS73601 IFB vs Temperature
New silicon, M3 suffix
Figure 5-50 TPS73601 IFB vs Temperature
TPS736 TPS73601 Load Transient, Adjustable Version
New silicon, M3 suffix
Figure 5-52 TPS73601 Load Transient, Adjustable Version
TPS736 TPS73601 Line Transient, Adjustable Version
New silicon, M3 suffix
Figure 5-54 TPS73601 Line Transient, Adjustable Version