SLOS743M August 2011 – March 2020 TRF7970A
PRODUCTION DATA.
Table 4-1 describes the signals.
TERMINAL | TYPE (1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
VDD_A | 1 | OUT | Internal regulated supply (2.7 V to 3.4 V) for analog circuitry |
VIN | 2 | SUP | External supply input to chip (2.7 V to 5.5 V) |
VDD_RF | 3 | OUT | Internal regulated supply (2.7 V to 5 V), normally connected to VDD_PA (pin 4) |
VDD_PA | 4 | INP | Supply for PA; normally connected externally to VDD_RF (pin 3) |
TX_OUT | 5 | OUT | RF output (selectable output power, 100 mW or 200 mW, with VDD = 5 V) |
VSS_PA | 6 | SUP | Negative supply for PA; normally connected to circuit ground |
VSS_RX | 7 | SUP | Negative supply for RX inputs; normally connected to circuit ground |
RX_IN1 | 8 | INP | Main RX input |
RX_IN2 | 9 | INP | Auxiliary RX input |
VSS | 10 | SUP | Chip substrate ground |
BAND_GAP | 11 | OUT | Bandgap voltage (VBG = 1.6 V); internal analog voltage reference |
ASK/OOK | 12 | BID | Selection between ASK and OOK modulation (0 = ASK, 1 = OOK) for direct mode 0 or 1. |
Can be configured as an output to provide the received analog signal output. | |||
IRQ | 13 | OUT | Interrupt request |
MOD | 14 | INP | External data modulation input for direct mode 0 or 1 |
OUT | Subcarrier digital data output (see registers 0x1A and 0x1B) | ||
VSS_A | 15 | SUP | Negative supply for internal analog circuits; connected to GND |
VDD_I/O | 16 | INP | Supply for I/O communications (1.8 V to VIN) level shifter. VIN should be never exceeded. |
I/O_0 | 17 | BID | I/O pin for parallel communication |
I/O_1 | 18 | BID | I/O pin for parallel communication |
I/O_2 | 19 | BID | I/O pin for parallel communication |
TX enable (in special direct mode) | |||
I/O_3 | 20 | BID | I/O pin for parallel communication |
TX data (in special direct mode) | |||
I/O_4 | 21 | BID | I/O pin for parallel communication |
Slave select signal in SPI mode | |||
I/O_5 | 22 | BID | I/O pin for parallel communication |
Data clock output in direct mode 1 and special direct mode | |||
I/O_6 | 23 | BID | I/O pin for parallel communication |
MISO for serial communication (SPI) | |||
Serial bit data output in direct mode 1 or subcarrier signal in direct mode 0 | |||
I/O_7 | 24 | BID | I/O pin for parallel communication. |
MOSI for serial communication (SPI) | |||
EN2 | 25 | INP | Selection of power down mode. If EN2 is connected to VIN, then VDD_X is active during power down mode 2 (for example, to supply the MCU). |
DATA_CLK | 26 | INP | Data clock input for MCU communication (parallel and serial) |
SYS_CLK | 27 | OUT |
If EN = 1 (EN2 = don't care) the system clock for MCU is configured. Depending on the crystal that is used, options are as follows (see register 0x09): 13.56-MHz crystal: Off, 3.39 MHz, 6.78 MHz, or 13.56 MHz 27.12-MHz crystal: Off, 6.78 MHz, 13.56 MHz, or 27.12 MHz |
If EN = 0 and EN2 = 1, then system clock is set to 60 kHz | |||
EN | 28 | INP | Chip enable input (If EN = 0, then chip is in sleep or power-down mode). |
VSS_D | 29 | SUP | Negative supply for internal digital circuits |
OSC_OUT | 30 | OUT | Crystal or oscillator output |
OSC_IN | 31 | INP | Crystal or oscillator input |
OUT | Crystal oscillator output | ||
VDD_X | 32 | OUT | Internally regulated supply (2.7 V to 3.4 V) for digital circuit and external devices (for example, an MCU) |
Thermal Pad | PAD | SUP | Chip substrate ground |