SLLS823A July   2007  – August 2021 TRSF3222E

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  ESD Ratings - IEC Specifications
    4. 6.4  Recommended Operating Conditions
    5. 6.5  Thermal Information
    6. 6.6  Electrical Characteristics
    7. 6.7  Electrical Characteristics: Driver
    8. 6.8  Switching Characteristics: Driver
    9. 6.9  Electrical Characteristics: Receiver
    10. 6.10 Switching Characteristics: Receiver
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Functional Block Diagram
    2. 8.2 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
  10. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 Support Resources
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

3 Description

The TRSF3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND).

The TRSF3222E meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The TRSF3222E operates at typical data signaling rates up to
1000 kbit/s and is an improved drop-in replacement for industry-popular '3222 two-driver, two-receiver functions.

The TRSF3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 μA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high.

Device Information
PART NUMBERPACKAGE(1)BODY SIZE (NOM)
TRSF3222EDB (SSOP) (20)10.2 mm x 5.30 mm
DW (SOIC) (20)15.4 mm x 7.50 mm
PW (TSSOP) (20)7.80 mm v 4.40 mm
(1) For all available packages, see the orderable addendum at the end of the data sheet.
GUID-9D48E455-8A71-4AE6-92F4-9E89A1CD0455-low.gif
Pin numbers shown are for the DB, DW, and PW packages.
Logic Diagram (Positive Logic)