SLLS783C May 2009 – March 2016 TSB81BA3E
PRODUCTION DATA.
NAME | TYPE | PFP | ZAJ | I/O | DESCRIPTION |
---|---|---|---|---|---|
NO. | NO. | ||||
AGND(1) | Supply | 21, 40, 43, 50, 61, 62 | See DGND | – | Analog circuit ground terminals. These terminals must be tied together to the low-impedance circuit board ground plane. |
AVDD-3.3 | Supply | 24, 39, 44, 51, 57, 63 | M4, F10, H10, J10, E10 | – |
Analog circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 μF and 0.001 μF. Lower frequency 10-μF filtering capacitors are also recommended. These supply terminals are separated from the PLLVDD-CORE, PLLVDD-3.3, DVDD-CORE, and DVDD-3.3 terminals internal to the device to provide noise isolation. The PLLVDD-3.3, AVDD, and DVDD-3.3 terminals must be tied together with a low dc impedance connection on the circuit board. |
BMODE | CMOS | 74 | B6 | I |
Beta-mode input. This terminal determines the PHY-link interface connection protocol. When logic-high (asserted), the PHY-link interface complies with the 1394b-2002 B PHY-link interface. When logic-low (deasserted), the PHY-link interface complies with the legacy 1394a-2000 standard. When using an LLC such as the 1394b-2002 TSB82AA2, this terminal must be pulled high. When using an LLC such as the 1394a-2000 TSB12LV26, this terminal must be tied low. NOTE: The PHY-link interface cannot be changed between the different protocols during operation. |
CNA | CMOS | 79 | A2 | O | Cable not active output. This terminal is asserted high when there are no ports receiving incoming bias voltage. When any port receives bias, this terminal goes low. |
CPS | CMOS | 34 | N9 | I |
Cable-power status input. This terminal is normally connected to cable power through a 400-kΩ resistor. This circuit drives an internal comparator that detects the presence of cable power. This transition from cable power sensed to cable power not sensed can be used to generate an interrupt to the LLC. |
CTL0 CTL1 |
CMOS | 9 10 |
F1 G1 |
I/O |
Control I/Os. These bidirectional signals control communication between the TSB81BA3E and the LLC. Bus holders are built into these terminals. |
D0-D7 | CMOS | 11, 12, 13, 15, 16, 17, 19, 20 | H1, H2, J2, J1, K2, K1, L1, M1 | I/O |
Data I/Os. These are bidirectional data signals between the TSB82BA3 and the LLC. Bus holders are built into these terminals. |
DGND(1) | Supply | 4, 14, 38, 64, 72, 76 | E5, F4, F5, F6, F7, F9, G4, G5, G6, G7, G8, G9, G10, H4, H5, H6, H7, H8, J4, J5, J6, J7, J8, K7, L7 | – |
Digital circuit ground terminals. These terminals must be tied together to the low-impedance circuit board ground plane. |
DS0 | CMOS | 33 | N8 | I | Data-strobe-only mode for port 0. 1394a-only port 0 enable programming terminal. On hardware reset, this terminal allows the user to select whether port 0 acts like a 1394b bilingual port (terminal at logic 0) or as a 1394a-2000-only port (terminal at logic 1). Programming is accomplished by tying the terminal low through a 1-kΩ or less resistor (to enable 1394b bilingual mode) or high through a 1-kΩ or less resistor (to enable 1394a-2000-only mode). A bus holder is built into this terminal. |
DS1 | CMOS | 32 | M7 | I | Data-strobe-only mode for port 1. 1394a-only port 1 enable programming terminal. On hardware reset, this terminal allows the user to select whether port 1 acts like a 1394b bilingual port (terminal at logic 0) or as a 1394a-2000-only port (terminal at logic 1). Programming is accomplished by tying the terminal low through a 1-kΩ or less resistor (to enable 1394b bilingual mode) or high through a 1-kΩ or less resistor (to enable 1394a-2000-only mode). A bus holder is built into this terminal. |
DVDD-CORE | Supply | 8, 37, 65, 71 | D9, K9, D8 | – |
Digital core circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 μF and 0.001 μF. An additional 1-μF capacitor is required for voltage regulation. These supply terminals are separated from the DVDD-3.3, PLLVDD-CORE, PLLVDD-3.3, and AVDD terminals internal to the device to provide noise isolation. |
DVDD-3.3 | Supply | 6, 18, 69, 70 | E4, K5, K6 | – |
Digital 3.3-V circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 μF and 0.001 μF. Lower-frequency 10-μF filtering capacitors are also recommended. The DVDD-3.3 terminals must be tied together at a low-impedance point on the circuit board. These supply terminals are separated from the PLLVDD-CORE, PLLVDD-3.3, DVDD-CORE, and AVDD terminals internal to the device to provide noise isolation. The PLLVDD-3.3, AVDD, and DVDD-3.3 terminals must be tied together with a low dc impedance connection on the circuit board. |
LCLK | CMOS | 7 | G2 | I | Link clock. Link-provided 98.304-MHz clock signal to synchronize data transfers from link to the PHY when the PHY-link interface is in the 1394b mode. A bus holder is built into this terminal. |
LKON/DS2 | CMOS | 2 | D2 | I/O |
Link-on output/Data-strobe-only input for port 2. This terminal may be connected to the link-on input terminal of the LLC through a 1-kΩ resistor if the link-on input is available on the link layer. Data-strobe-only mode for port 2. 1394a-only port 0 enable programming terminal. On hardware reset, this terminal allows the user to select whether port 2 acts like a 1394b bilingual port (terminal at logic 0) or as a 1394a-2000-only port (terminal at logic 1). Programming is accomplished by tying the terminal low through a 1-kΩ or less resistor to enable 1394b bilingual mode or high through a 1-kΩ or less resistor to enable 1394a-2000-only mode. A bus holder is built into this terminal. After hardware reset, this terminal is the link-on output, which notifies the LLC or other power-up logic to power up and become active. The link-on output is a square wave signal with a period of approximately 163 ns The link-on output is activated if the LLC is inactive (the LPS input inactive or the LCtrl bit cleared) and when one:
Once activated, the link-on output is active until the LLC becomes active (both the LPS input active and the LCtrl bit set). The PHY also deasserts the link-on output when a bus-reset occurs unless the link-on output is otherwise active because one of the interrupt bits is set (that is, the link-on output is active due solely to the reception of a link-on PHY packet). In the case of power-cycling the PHY, the LKON signal must stop after NOTE: If an interrupt condition exists, which otherwise would cause the link-on output to be activated if the LLC were inactive, then the link-on output is activated when the LLC subsequently becomes inactive. |
LPS | CMOS | 80 | D3 | I |
Link power status input. This terminal monitors the active/power status of the link-layer controller (LLC) and controls the state of the PHY-LLC interface. This terminal must be connected to either the VDD supplying the LLC through an approximately 1-kΩ resistor or to a pulsed output that is active when the LLC is powered. A pulsed signal must be used when an isolation barrier exists between the LLC and PHY (see Figure 8). The LPS input is considered inactive if it is sampled low by the PHY for more than an LPS_RESET time (~2.6 μs), and is considered active otherwise (that is, asserted steady high or an oscillating signal with a low time less than 2.6 μs). The LPS input must be high for at least 22 ns to be observed as high by the PHY. When the TSB81BA3E detects that the LPS input is inactive, it places the PHY-LLC interface into a low-power reset state. In the reset state, the CTL (CTL0 and CTL1) and D (D0 to D7) outputs are held in the logic 0 state and the LREQ input is ignored; however, the PCLK output remains active. If the LPS input remains low for more than an LPS_DISABLE time (~26 μs), then the PHY-LLC interface is put into a low-power disabled state in which the PCLK output is also held inactive. The LLC state that is communicated in the self-ID packet is considered active only if both the LPS input is active and the LCtrl register bit is set to 1. The LLC state that is communicated in the self-ID packet is considered inactive if either the LPS input is inactive or the LCtrl register bit is cleared to 0. |
LREQ | CMOS | 3 | E1 | I |
LLC request input. The LLC uses this input to initiate a service request to the TSB81BA3E. A bus holder is built into this terminal. |
PC0 PC1 PC2 |
CMOS | 66 67 68 |
C11 A9 B8 |
I |
Power class programming inputs. On hardware reset, these inputs set the default value of the power class indicated during self-ID. Programming is done by tying the terminals high through a 1-kΩ or smaller resistor or by tying directly to ground through a 1-kΩ or smaller resistor. Bus holders are built into these terminals. |
PCLK | CMOS | 5 | F2 | O |
PHY clock. Provides a 98.304-MHz clock signal, synchronized with data transfers, to the LLC when the PHY-link interface is operating in the 1394b mode (BMODE asserted). PCLK output provides a 49.152-MHz clock signal, synchronized with data transfers, to the LLC when the PHY-link interface is in legacy 1394a-2000 (BMODE input deasserted). |
PD | CMOS | 77 | B3 | I |
Power-down input. A high on this terminal turns off all internal circuitry except the cable-active monitor circuits, which control the CNA output. Asserting the PD input high also activates an internal pulldown on the RESET terminal to force a reset of the internal control logic. |
PINT | CMOS | 1 | E3 | O |
PHY interrupt. The PHY uses this output to serially transfer status and interrupt information to the link when PHY-link interface is in the 1394b mode. A bus holder is built into this terminal. |
PLLGND | Supply | 25, 28 | F8, N4 | – |
PLL circuit ground terminals. These terminals must be tied together to the low-impedance circuit board ground plane. |
PLLVDD-CORE | Supply | 29, 30 | N6 | – |
PLL core circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 μF and 0.001 μF. An additional 1-μF capacitor is required for voltage regulation. The PLLVDD-CORE terminals must be separate from the DVDD-CORE terminals. These supply terminals are separated from the DVDD-CORE, DVDD-3. |
PLLVDD-3.3 | Supply | 31 | N7 | – |
PLL 3.3-V circuit power terminal. A combination of high-frequency decoupling capacitors near the terminal are suggested, such as paralleled 0.1 μF and 0.001 μF. Lower frequency 10-μF filtering capacitors are also recommended. This supply terminal is separated from the DVDD-CORE, DVDD-3.3, PLLVDD-CORE, and AVDD-3.3 terminals internal to the device to provide noise isolation. The DVDD-3.3 terminals must be tied together at a low-impedance point on the circuit board. The PLLVDD-3.3, AVDD-3.3, and DVDD-3.3 terminals must be tied together with a low dc impedance connection. |
RESET | CMOS | 75 | A6 | I |
Logic reset input. Asserting this terminal low resets the internal logic. An internal pullup resistor to VDD is provided so only an external delay capacitor is required for proper power-up operation (see power-up reset in the Applications Information section). The RESET terminal also incorporates an internal pulldown, which is activated when the PD input is asserted high. This input is otherwise a standard logic input, and can also be driven by an open-drain-type driver. |
RSVD | Osc Out | 26 | M5 | O | This terminal must normally be left unconnected. When this terminal is probed, the terminal shows a 98.304-MHz signal. If this is perceived as an EMI problem, then the terminal may be pulled to ground through a 10-kΩ resistor. However, this causes an increase of up to 340 μA in device current consumption. |
R0 R1 |
Bias | 23 22 |
N3 N2 |
– |
Current setting resistor terminals. These terminals are connected to a precision external resistance to set the internal operating currents and cable driver output currents. A resistance of 6.34 kΩ, ±1%, is required to meet the IEEE Std 1394-1995 output voltage limits. |
SE | CMOS | 35 | M10 | I | Test control input. This input is used in the manufacturing test of the TSB81BA3E. For normal use this terminal must be pulled low either through a 1-kΩ resistor to GND or directly to GND. |
SM | CMOS | 36 | N10 | I | Test control input. This input is used in the manufacturing test of the TSB81BA3E. For normal use this terminal must be pulled low either through a 1-kΩ resistor to GND or directly to GND. |
TESTM | CMOS | 78 | A3 | I |
Test control input. This input is used in the manufacturing test of the TSB81BA3E. For normal use this terminal must be pulled high through a 1-kΩ resistor to VDD. |
VREG_PD | CMOS | 73 | B7 | I | Voltage regulator power-down input. When asserted logic high, this pin will power-down the internal 3.3-V to 1.95-V regulator. For single 3.3-V supply operation, this pin should be tied to GND. If an external regulator is used to supply the 1.95-V PLLVDD-CORE and DVDD-CORE power rails this terminals should be pulled to Vcc through a 1-kΩ resistor to VDD. |
TPA0– TPA0+ TPB0– TPB0+ |
Cable | 45 46 41 42 |
K13 J13 M13 L13 |
I/O |
Port-0 twisted-pair differential-signal terminals. Board traces from each pair of positive and negative differential signal terminals must be kept matched and as short as possible to the external load resistors and to the cable connector. Request the S800 1394b layout recommendations document from your Texas Instruments representative. |
TPA1– TPA1+ TPB1– TPB1+ |
Cable | 52 53 48 49 |
F13 E13 H13 G13 |
I/O |
Port-1 twisted-pair differential-signal terminals. Board traces from each pair of positive and negative differential signal terminals must be kept matched and as short as possible to the external load resistors and to the cable connector. Request the S800 1394b layout recommendations document from your Texas Instruments representative. |
TPA2– TPA2+ TPB2– TPB2+ |
Cable | 58 59 55 56 |
B13 A13 D13 C13 |
I/O |
Port-2 twisted-pair differential-signal terminals. Board traces from each pair of positive and negative differential signal terminals must be kept matched and as short as possible to the external load resistors and to the cable connector. Request the S800 1394b layout recommendations document from your Texas Instruments representative. |
TPBIAS0 TPBIAS1 TPBIAS2 |
Cable | 47 54 60 |
J12 E12 A12 |
I/O |
Twisted-pair bias output and signal detect input. This provides the 1.86-V nominal bias voltage needed for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that there is an active cable connection in 1394a-2000 mode. Each of these terminals, except for an unused port, must be decoupled with a 1-μF capacitor to ground. For the unused port, this terminal can be left unconnected. Please request the S800 1394b layout recommendation documents from your TI representative. |
XI | Osc In | 27 | N5 | – |
Oscillator input. This terminal connects to a 98.304-MHz low jitter external oscillator. The XI terminal is a 1.8-V CMOS input. |