SNLS696C April 2021 – July 2024 TSER953
PRODUCTION DATA
Table 6-131 lists the memory-mapped registers for the V3Link TX registers. All register offset addresses not listed in Table 6-131 should be considered as reserved locations and the register contents should not be modified.
Address | Acronym | Register Name | Section |
---|---|---|---|
0x4B | TEMP_RAMP_DYNAMIC_CFG | Go | |
0x4C | TEMP_RAMP_STATIC_CFG | Go |
Complex bit access types are encoded to fit into small table cells. Table 6-132 shows the codes that are used for access types in this section.
Access Type | Code | Description |
---|---|---|
Read Type | ||
R | R | Read |
Write Type | ||
W | W | Write |
Reset or Default Value | ||
-n | Value after reset or the default value |
TEMP_RAMP_DYNAMIC_CFG is shown in Table 6-133.
Return to the Summary Table.
Bit | Field | Type | Default | Description |
---|---|---|---|---|
7 | RESERVED | R/W | 0x1 | Reserved |
6 | RESERVED | R/W | 0x0 | Reserved |
5 | TEMP_RAMP_OV | R/W | 0x0 | Temperature Ramp Override Set field to 0x1 to enable temperature ramp configuration override. |
4 | RESERVED | R/W | 0x0 | Reserved |
3:0 | TEMP_RAMP_DYNAMIC_CFG | R/W | X | Temperature Ramp Dynamic Configuration Implement a register offset depending on the serializer die temperature. Refer to Section 7.3.1.1 System Initialization for more details. Temperature < -10: read back value - 1 -10 < Temperature < 35: no offset implemented 35 < Temperature < 85: read back value + 1 |
TEMP_RAMP_STATIC_CFG is shown in Table 6-134.
Return to the Summary Table.
Bit | Field | Type | Default | Description |
---|---|---|---|---|
7 | RESERVED | R/W | 0x0 | Reserved |
6:4 | TEMP_RAMP_STATIC_CFG | R/W | 0x0 | Temperature Ramp Static Configuration Set field to 0x3 during system initialization. Refer to Section 7.3.1.1 System Initialization. |
3:0 | RESERVED | R/W | 0x0 | Reserved |