Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Menu
Product
Email
PDF
Order now
TX75E16 5-Level, 16-Channel Transmitter with T/R Switch, On-Chip Beamformer, and Enhanced Load Damping Features
SLOSEC0
December 2023
TX75E16
PRODUCTION DATA
CONTENTS
SEARCH
TX75E16 5-Level, 16-Channel Transmitter with T/R Switch, On-Chip Beamformer, and Enhanced Load Damping Features
1
1
Features
2
Applications
3
Description
4
Device and Documentation Support
4.1
Document Support
4.2
Receiving Notification of Documentation Updates
4.3
Support Resources
4.4
Trademarks
4.5
Electrostatic Discharge Caution
4.6
Glossary
5
Revision History
6
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
Package Options
Mechanical Data (Package|Pins)
ALH|144
Thermal pad, mechanical data (Package|Pins)
Orderable Information
slosec0_oa
slosec0_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content
Data Sheet
TX75E16 5-Level, 16-Channel Transmitter with T/R Switch, On-Chip Beamformer, and Enhanced Load Damping Features
1
Features
Transmitter supports:
16-channel 5-level pulser and active transmit/receive (T/R) switch
5-level pulser:
Maximum output voltage: ±100 V
Minimum output voltage: ±1 V
Maximum output current: 2 A
Supports 4-A output current mode.
True return to zero to discharge output to ground
Second harmonic of –45 dBc at 5 MHz
–3-dB Bandwidth with 1-kΩ || 240-pF load
20 MHz for a ±100-V supply
25 MHz for a ±70-V supply
35 MHz for a ±100-V supply in 4-A mode
Integrated jitter: 100 fs measured from 100 Hz to 20 kHz
CW mode close-in phase noise: –154 dBc/Hz at 1-kHz offset for 5-MHz signal
Very low receive power: 1 mW/ch
Programmable load damp resistor: 200 Ω, 100 Ω or 67 Ω
Active transmit/receive (T/R) switch with:
Turn-on resistance: 8 Ω
Turn-on and turn-off time: 100 ns
Transient glitch: 10 mV
PP
On-chip beam former with:
Channel based T/R switch on and off controls
Delay resolution: half beamformer clock period, minimum 2 ns
Maximum delay: 2
14
beamformer clock period
Maximum beamformer clock speed: 320 MHz
Per channel pattern control with 2K distinct level
Global and local repeat pattern, enabling long duration patterns for Shear Wave imaging
Supports 120 delay profiles
High-speed (400 MHz maximum), 2-lane LVDS serial programming interface.
Low programming time: < 500 ns for delay profile update
32-bit checksum feature to detect wrong SPI writes
Supports CMOS serial programming interface (50 MHz maximum)
Internal temperature sensor and automatic thermal shutdown
No specific power sequencing requirement
Error flag register to detect faulty conditions
Integrated passives for the floating supplies and bias voltages
Small package: FC-BGA-144 (10 mm × 10 mm) with 0.8-mm pitch