SLUSDU7A March 2020 – August 2024 UCC21320-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The input pins (INA, INB, and DIS) of the UCC21320-Q1 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V micro-controllers), since the UCC21320-Q1 has a typical high threshold (VINAH) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 5-20, Figure 5-21). A wide hysterisis (VINA_HYS) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 kΩ (see Section 7.2). However, it is still recommended to ground an input if it is not being used.
Since the input side of the UCC21320-Q1 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it does not exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must never be at a voltage higher than VCCI.