SLUSAW0B March   2012  – December 2023 UCC28070A

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
    1. 4.1 Pin Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1  Interleaving
      2. 6.3.2  Programming the PWM Frequency and Maximum Duty-Cycle Clamp
      3. 6.3.3  Frequency Dithering (Magnitude and Rate)
      4. 6.3.4  External Clock Synchronization
      5. 6.3.5  Multi-phase Operation
      6. 6.3.6  VSENSE and VINAC Resistor Configuration
      7. 6.3.7  VSENSE and VINAC Open-Circuit Protection
      8. 6.3.8  Current Synthesizer
      9. 6.3.9  Programmable Peak Current Limit
      10. 6.3.10 Linear Multiplier and Quantized Voltage Feed Forward
      11. 6.3.11 Enhanced Transient Response (VA Slew-Rate Correction)
      12. 6.3.12 Voltage Biasing (VCC and VVREF)
      13. 6.3.13 PFC Enable and Disable
      14. 6.3.14 Adaptive Soft Start
      15. 6.3.15 PFC Start-Up Hold Off
      16. 6.3.16 Output Overvoltage Protection (OVP)
      17. 6.3.17 Zero-Power Detection
      18. 6.3.18 Thermal Shutdown
      19. 6.3.19 Current Loop Compensation
      20. 6.3.20 Voltage Loop Compensation
    4. 6.4 Device Functional Modes
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Output Current Calculation
        2. 7.2.2.2 Bridge Rectifier
        3. 7.2.2.3 PFC Inductor (L1 and L2)
        4. 7.2.2.4 PFC MOSFETs (M1 and M2)
        5. 7.2.2.5 PFC Diode
        6. 7.2.2.6 PFC Output Capacitor
        7. 7.2.2.7 Current-Loop Feedback Configuration (Sizing of the Current-Transformer Turns-Ratio and Sense Resistor (RS))
        8. 7.2.2.8 Current-Sense Offset and PWM Ramp for Improved Noise Immunity
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 Community Resources
    3. 8.3 Trademarks
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.2.2.8 Current-Sense Offset and PWM Ramp for Improved Noise Immunity

To improve noise immunity at extremely light loads, TI recommends adding a PWM ramp with a DC offset to the current-sense signals. Electrical components RTA, RTB, ROA, ROB, CTA, CTB, DPA1, DPA2, DPB1, DPB1 CTA, and CTB form a PWM ramp that is activated and deactivated by the gate drive outputs of the UCC28070A. Resistor ROA and ROB add a DC offset to the CS resistors (RSA and RSB).

GUID-C484A109-EC73-4811-BD77-E28AE71DDF19-low.gifFigure 7-4 PWM Ramp and Offset Circuit

When the inductor current becomes discontinuous the boost inductors ring with the parasitic capacitances in the boost stages. This inductor current rings through the CTs causing a false current-sense signal. Figure 7-5 shows what the current-sense signal looks like when the inductor current becomes discontinuous.

Note:

The inductor current (IL1) and VRsa may vary from this graphical representation depending on how much inductor ringing is in the design when the current becomes discontinuous.

GUID-05015E1E-2D49-4EC1-9BA3-67498F33EBF5-low.gifFigure 7-5 False Current-Sense Signal

To counter for the offset (VOFF) just requires adjusting resistors ROA and ROB to ensure that when the unit goes discontinuous the current-sense resistor is not seeing a positive current when it must be zero. Setting the offset to 120mV is a good initial starting point and may need to be adjusted down or up based on evaluation of iTHD.

Equation 52. GUID-66BCAC96-09A0-4B82-8C83-B4DFAE4A3A49-low.gif
Equation 53. GUID-366EE910-6842-48C8-91D1-7370D7F92A60-low.gif

A small PWM ramp that is equal to 10% of the maximum current-sense signal (VS) minus the offset can then be added by properly selecting RTA, RTB, CTA and CTB.

Equation 54. GUID-1BBF43D1-129B-4A9A-8060-EC5B4F9402E4-low.gif
Equation 55. GUID-BD82DF83-D4C3-437F-912F-124086A9C950-low.gif