仅具有 正向电源电压的应用通常需要一个在模数转换器 (ADC) 输入范围中间位置的附加稳定电压来偏置输入双极信号。REF19xx 提供了一个可供 ADC 使用的基准电压 (VREF) 和一个可用于偏置输入双极信号的高精度电压 (VBIAS)。
REF19xx 在 VREF 和 VBIAS 输出端具有优异的温度漂移
(最大 25 ppm/°C)特性和初始精度 (0.1%),同时可保持静态电流低于 430µA。此外,VREF 和 VBIAS 输出端可在 –40°C 至 85°C 的温度范围内彼此跟踪,精度达 6 ppm/°C(最大值)。所有这些 特性 都可提高信号链的精度并节省电路板空间,相比分立式解决方案而言还能降低系统成本。仅 10mV 的超低压降允许器件在极低输入电压条件下工作,这一特性在电池供电系统中非常适用。
VREF 和 VBIAS 电压具有同样出色的技术规范,而且灌电流和拉电流能力同样强大。这些器件具有优异的长期稳定性和低噪声级别,是高精度工业 应用的理想选择。
部件名称 | 封装 | 封装尺寸(标称值) |
---|---|---|
REF19xx | 小外形尺寸晶体管 (SOT) (5) | 2.90mm x 1.60mm |
空白
空白
Changes from * Revision (September 2014) to A Revision
MIN | MAX | UNIT | ||
---|---|---|---|---|
Input voltage | VIN | –0.3 | 6 | V |
EN | –0.3 | VIN + 0.3 | ||
Temperature | Operating | –55 | 150 | °C |
Junction, TJ | 150 | |||
Storage, Tstg | –65 | 170 |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±4000 | V |
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | ±1500 |
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
VIN | Supply input voltage range (IL = 0 mA, TA = 25°C) | VREF + 0.02(1) | 5.5 | V |
THERMAL METRIC(1) | REF19xx | UNIT | |
---|---|---|---|
DDC (SOT23) | |||
5 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 193.6 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 40.2 | °C/W |
RθJB | Junction-to-board thermal resistance | 34.5 | °C/W |
ψJT | Junction-to-top characterization parameter | 0.9 | °C/W |
ψJB | Junction-to-board characterization parameter | 34.3 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | N/A | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |||
---|---|---|---|---|---|---|---|---|
ACCURACY AND DRIFT | ||||||||
Output voltage accuracy | –0.1% | 0.1% | ||||||
Output voltage temperature coefficient(1) | –40°C ≤ TA ≤ 125°C | ±10 | ±25 | ppm/°C | ||||
VREF and VBIAS tracking over temperature(2) | –40°C ≤ TA ≤ 85°C | ±1.5 | ±6 | ppm/°C | ||||
–40°C ≤ TA ≤ 125°C | ±2 | ±7 | ||||||
LINE AND LOAD REGULATION | ||||||||
ΔVO(ΔVI) | Line regulation | VREF + 0.02 V ≤ VIN ≤ 5.5 V | 3 | 35 | ppm/V | |||
ΔVO(ΔIL) | Load regulation | Sourcing | 0 mA ≤ IL ≤ 20 mA , VREF + 0.6 V ≤ VIN ≤ 5.5 V |
8 | 20 | ppm/mA | ||
Sinking | 0 mA ≤ IL ≤ –20 mA, VREF + 0.02 V ≤ VIN ≤ 5.5 V |
8 | 20 | |||||
POWER SUPPLY | ||||||||
ICC | Supply current | Active mode | 360 | 430 | µA | |||
–40°C ≤ TA ≤ 125°C | 460 | |||||||
Shutdown mode | 3.3 | 5 | ||||||
–40°C ≤ TA ≤ 125°C | 9 | |||||||
Enable voltage | Device in shutdown mode (EN = 0) | 0 | 0.7 | V | ||||
Device in active mode (EN = 1) | VIN – 0.7 | VIN | ||||||
Dropout voltage | 10 | 20 | mV | |||||
IL = 20 mA | 600 | |||||||
ISC | Short-circuit current | 50 | mA | |||||
ton | Turn-on time | 0.1% settling, CL = 1 µF | 500 | µs | ||||
NOISE | ||||||||
Low-frequency noise(3) | 0.1 Hz ≤ f ≤ 10 Hz | 12 | ppmPP | |||||
Output voltage noise density | f = 100 Hz | 0.25 | ppm/√Hz | |||||
CAPACITIVE LOAD | ||||||||
Stable output capacitor range | 0 | 10 | µF | |||||
HYSTERESIS AND LONG-TERM STABILITY | ||||||||
Long-term stability | 0 to 1000 hours | 60 | ppm | |||||
Output voltage hysteresis(4) | 25°C, –40°C, 125°C, 25°C | Cycle 1 | 60 | ppm | ||||
Cycle 2 | 35 |
–40°C ≤ TA ≤ 125°C |
Refer to the Solder Heat Shift section for more information. |
VBIAS output |
VBIAS output | IL = 20 mA |
VBIAS output | IL = –20 mA |
VBIAS output |
CL = 10 µF |
CL = 10 µF |
CL = 10 µF | IL = ±1-mA step |
CL = 10 µF | IL = ±20-mA step |
CL = 1 µF |
VREF output |
VBIAS output |
–40°C ≤ TA ≤ 85°C |
Refer to the Solder Heat Shift section for more information. |
VREF output |
VREF output | IL = 20 mA |
VREF output | IL = –20 mA |
VREF output |
CL = 0 µF |
CL = 1 µF |
CL = 1 µF | IL = ±1-mA step |
CL = 1 µF | IL = ±20-mA step |
CL = 10 µF |
VBIAS output |
VREF output |
The materials used in the manufacture of the REF19xx have differing coefficients of thermal expansion, resulting in stress on the device die when the device is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.
In order to illustrate this effect, a total of 92 devices were soldered on four printed circuit boards [23 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 36. The PCB is comprised of FR4 material. The board thickness is 1.57 mm and the area is 171.54 mm × 165.1 mm.
The reference and bias output voltages are measured before and after the reflow process; the typical shift is displayed in Figure 37 and Figure 38. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the PCB. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, which is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, solder the device in the second pass to minimize device exposure to thermal stress.
Thermal hysteresis is measured with the REF19xx soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by Equation 1:
where
Typical thermal hysteresis distribution is as shown in Figure 39 and Figure 40.
Typical 0.1-Hz to 10-Hz voltage noise is shown in Figure 41 and Figure 42. Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in Figure 43.
The REF19xx is a family of dual-output, VREF and VBIAS (VREF / 2) band-gap voltage references. The Functional Block Diagram section provides a block diagram of the basic band-gap topology and the two buffers used to derive the VREF and VBIAS outputs. Transistors Q1 and Q2 are biased such that the current density of Q1 is greater than that of Q2. The difference of the two base emitter voltages (VBE1 – VBE2) has a positive temperature coefficient and is forced across resistor R5. The voltage is amplified and added to the base emitter voltage of Q2, which has a negative temperature coefficient. The resulting band-gap output voltage is almost independent of temperature. Two independent buffers are used to generate VREF and VBIAS from the band-gap voltage. The resistors R1, R2 and R3, R4 are sized such that VBIAS = VREF / 2.
e-Trim™ is a method of package-level trim for the initial accuracy and temperature coefficient of VREF and VBIAS, implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent transistor mismatch, as well as errors induced during package molding. e-Trim is implemented in the REF19xx to minimize the temperature drift and maximize the initial accuracy of both the VREF and VBIAS outputs.
Most single-supply systems require an additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The VREF and VBIAS outputs of the REF19xx are generated from the same band-gap voltage as shown in the Functional Block Diagram section. Hence, both outputs track each other over the full temperature range of –40°C to 125°C with an accuracy of 7 ppm/°C (max). The tracking accuracy increases to 6 ppm/°C (max) when the temperature range is limited to –40°C to 85°C. The tracking error is calculated using the box method, as described by Equation 2:
where
The tracking accuracy is as shown in Figure 44.
The REF19xx is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by Equation 3:
The REF19xx family is specified to deliver a current load of ±20 mA per output. Both the VREF and VBIAS outputs of the device are protected from short circuits by limiting the output short-circuit current to 50 mA. The device temperature increases according to Equation 4:
where
The REF19xx maximum junction temperature must not exceed the absolute maximum rating of 150°C.
When the EN pin of the REF19xx is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF19xx can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 5 µA in shutdown mode. See the Electrical Characteristics for logic high and logic low voltage levels.
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
The low-drift, bidirectional, single-supply, low-side, current-sensing solution described in this section can accurately detect load currents from –2.5 A to 2.5 A. The linear range of the output is from 250 mV to 2.75 V. Positive current is represented by output voltages from 1.5 V to 2.75 V, whereas negative current is represented by output voltages from 250 mV to 1.5 V. The difference amplifier is the INA213 current-shunt monitor, whose supply and reference voltages are supplied by the low-drift REF1930.
The design requirements are as follows:
Low-side current sensing is desirable because the common-mode voltage is near ground. Therefore, the current-sensing solution is independent of the bus voltage, VBUS. When sensing bidirectional currents, use a differential amplifier with a reference pin. This procedure allows for the differentiation between positive and negative currents by biasing the output stage such that it can respond to negative input voltages. There are a variety of methods for supplying power (V+) and the reference voltage (VREF, or VBIAS) to the differential amplifier. For a low-drift solution, use a monolithic reference that supplies both power and the reference voltage. Figure 46 shows the general circuit topology for a low-drift, low-side, bidirectional, current-sensing solution. This topology is particularly useful when interfacing with an ADC; see Figure 45. Not only do VREF and VBIAS track over temperature, but their matching is much better than alternate topologies. For a more detailed version of the design procedure, refer to TIDU357.
The transfer function for the circuit given in Figure 46 is as shown in Equation 5:
As illustrated in Figure 46, the value of VSHUNT is the ground potential for the system load. If the value of VSHUNT is too large, issues may arise when interfacing with systems whose ground potential is actually 0 V. Also, a value of VSHUNT that is too negative may violate the input common-mode voltage of the differential amplifier in addition to potential interfacing issues. Therefore, limiting the voltage across the shunt resistor is important. Equation 6 can be used to calculate the maximum value of RSHUNT.
Given that the maximum shunt voltage is ±25 mV and the load current range is ±2.5 A, the maximum shunt resistance is calculated as shown in Equation 7.
To minimize errors over temperature, select a low-drift shunt resistor. To minimize offset error, select a shunt resistor with the lowest tolerance. For this design, the Y14870R01000B9W resistor is used.
The differential amplifier used for this design must have the following features:
For this design, a current-shunt monitor (INA213) is used. The INA21x family topology is shown in Figure 47. The INA213B specifications can be found in the INA213 product data sheet.
The INA213B is an excellent choice for this application because all the required features are included. In general, instrumentation amplifiers (INAs) do not have the input common-mode swing to ground that is essential for this application. In addition, INAs require external resistors to set their gain, which is not desirable for low-drift applications. Difference amplifiers typically have larger input bias currents, which reduce solution accuracy at small load currents. Difference amplifiers typically have a gain of 1 V/V. When the gain is adjustable, these amplifiers use external resistors that are not conducive to low-drift applications.
The voltage reference for this application must have the following features:
For this design, the REF1930 is used. The REF19xx topology is as shown in the Functional Block Diagram section.
The REF1930 is an excellent choice for this application because of its dual output. The temperature drift of
25 ppm/°C and initial accuracy of 0.1% make the errors resulting from the voltage reference minimal in this application. In addition, there is minimal mismatch between the two outputs and both outputs track very well across temperature, as shown in Figure 48 and Figure 49.
Table 1 summarizes the measured results.
ERROR | UNCALIBRATED (%) | CALIBRATED (%) |
---|---|---|
Error across the full load current range (25°C) | ±0.0355 | ±0.004 |
Error across the full load current range (–40°C to 125°C) | ±0.0522 | ±0.0606 |
Performing a two-point calibration at 25°C removes the errors associated with offset voltage, gain error, and so forth. Figure 50 to Figure 52 show the measured error at different conditions. For a more detailed description on measurement procedure, calibration, and calculations, please refer to TIDU357.
The REF19xx family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 20 mV above the output voltage. For loaded reference conditions, a typical dropout voltage versus load is shown in Figure 53. A supply bypass capacitor ranging between 0.1 µF to 10 µF is recommended.
Figure 54 shows an example of a PCB layout for a data acquisition system using the REF1930. Some key considerations are:
相关文档请参见以下部分:
下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,以及样片或购买的快速访问。
如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
E2E is a trademark of Texas Instruments.
e-Trim is a trademark of Texas Instruments, Inc.
All other trademarks are the property of their respective owners.
ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序 , 可能会损坏集成电路。
ESD 的损坏小至导致微小的性能降级 , 大至整个器件故障。 精密的集成电路可能更容易受到损坏 , 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。
德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。
TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。
TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。
TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。
对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。
在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。
客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI及其代理造成的任何损失。
在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。
TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。
只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。
TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949要求,TI不承担任何责任。
德州仪器在线技术支持社区: www.deyisupport.com
邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122
Copyright© 2016, 德州仪器半导体技术(上海)有限公司