CSD19532KTT 100 V N-Channel NexFET™ Power MOSFET
- SLPS553 October 2015 CSD19532KTT
  
  PRODUCTION DATA.

Full reading width

DATA SHEET

CSD19532KTT 100 V N-Channel NexFET™ Power MOSFET

1 Features

Ultra-Low Q_g and Q_gd
Low Thermal Resistance
Avalanche Rated
Pb-Free Terminal Plating
RoHS Compliant
Halogen Free
D²PAK Plastic Package

2 Applications

Secondary Side Synchronous Rectifier
Hot Swap
Motor Control

3 Description

This 100 V, 4.6 mΩ, D²PAK (TO-263) NexFET™ power MOSFET is designed to minimize losses in power conversion applications.

SPACE

Pin Out

Product Summary

T_A = 25°C		TYPICAL VALUE		UNIT
V_DS	Drain-to-Source Voltage	100		V
Q_g	Gate Charge Total (10 V)	44		nC
Q_gd	Gate Charge Gate to Drain	5.6		nC
R_DS(on)	Drain-to-Source On Resistance	V_GS = 6 V	5.3	mΩ
R_DS(on)	Drain-to-Source On Resistance	V_GS = 10 V	4.6	mΩ
V_GS(th)	Threshold Voltage	2.6		V

Ordering Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD19532KTT	500	13-Inch Reel	D²PAK Plastic Package	Tape & Reel
CSD19532KTTT	50	13-Inch Reel	D²PAK Plastic Package	Tape & Reel

For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T_A = 25°C		VALUE	UNIT
V_DS	Drain-to-Source Voltage	100	V
V_GS	Gate-to-Source Voltage	±20	V
I_D	Continuous Drain Current (Package limited)	200	A
	Continuous Drain Current (Silicon limited), T_C = 25°C	136
	Continuous Drain Current (Silicon limited), T_C = 100°C	98
I_DM	Pulsed Drain Current ⁽¹⁾	400	A
P_D	Power Dissipation	250	W
T_J, T_stg	Operating Junction and Storage Temperature Range	–55 to 175	°C
E_AS	Avalanche Energy, single pulse I_D = 72 A, L = 0.1 mH, R_G = 25 Ω	259	mJ

Max R_θJC = 0.6°C/W, Pulse duration ≤ 100 µs,
Duty cycle ≤ 1%

Text added for spacing

R_DS(on) vs V_GS

Gate Charge

4 Revision History

DATE	REVISION	NOTES
October 2015	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS
BV_DSS	Drain-to-source voltage	V_GS = 0 V, I_D = 250 μA	100			V
I_DSS	Drain-to-source leakage current	V_GS = 0 V, V_DS = 80 V			1	μA
I_GSS	Gate-to-source leakage current	V_DS = 0 V, V_GS = 20 V			100	nA
V_GS(th)	Gate-to-source threshold voltage	V_DS = V_GS, I_D = 250 μA	2.2	2.6	3.2	V
R_DS(on)	Drain-to-source on resistance	V_GS = 6 V, I_D = 90 A		5.3	6.6	mΩ
R_DS(on)	Drain-to-source on resistance	V_GS = 10 V, I_D = 90 A		4.6	5.6	mΩ
g_fs	Transconductance	V_DS = 10 V, I_D = 90 A		113		S
DYNAMIC CHARACTERISTICS
C_iss	Input capacitance	V_GS = 0 V, V_DS = 50 V, ƒ = 1 MHz		3890	5060	pF
C_oss	Output capacitance			674	876	pF
C_rss	Reverse transfer capacitance			14	18	pF
R_G	Series gate resistance			1.3	2.6	Ω
Q_g	Gate charge total (10 V)	V_DS = 50 V, I_D = 90 A		44	57	nC
Q_gd	Gate charge gate to drain			5.6		nC
Q_gs	Gate charge gate to source			17		nC
Q_g(th)	Gate charge at V_th			9.6		nC
Q_oss	Output charge	V_DS = 50 V, V_GS = 0 V		124		nC
t_d(on)	Turn on delay time	V_DS = 50 V, V_GS = 10 V, I_DS = 90 A, R_G = 0 Ω		9		ns
t_r	Rise time			3		ns
t_d(off)	Turn off delay time			14		ns
t_f	Fall time			2		ns
DIODE CHARACTERISTICS
V_SD	Diode forward voltage	I_SD = 90 A, V_GS = 0 V		0.9	1.0	V
Q_rr	Reverse recovery charge	V_DS= 50 V, I_F = 90 A, di/dt = 300 A/μs		326		nC
t_rr	Reverse recovery time	V_DS= 50 V, I_F = 90 A, di/dt = 300 A/μs		74		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
R_θJC	Junction-to-case thermal resistance			0.6	°C/W
R_θJA	Junction-to-ambient thermal resistance			62	°C/W

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)

Figure 1. Transient Thermal Impedance

Figure 2. Saturation Characteristics

	V_DS = 5 V

Figure 3. Transfer Characteristics

	V_DS = 50 V	I_D = 90 A

Figure 4. Gate Charge

	I_D = 250 µA

Figure 6. Threshold Voltage vs Temperature

	I_D = 90 A

Figure 8. Normalized On-State Resistance vs Temperature

	Single Pulse, Max R_θJC = 0.6°C/W

Figure 10. Maximum Safe Operating Area

Figure 12. Maximum Drain Current vs Temperature

Figure 5. Capacitance

Figure 7. On-State Resistance vs Gate-to-Source Voltage

Figure 9. Typical Diode Forward Voltage

Figure 11. Single Pulse Unclamped Inductive Switching