

CSD95485RWJ Synchronous Buck NexFET™ Smart Power Stage

1 Features

- 75-A continuous operating current capability
- Over 95% system efficiency at 30 A
- High-frequency operation (up to 1.25 MHz)
- Diode emulation function
- Temperature compensated bi-directional current sense
- Analog temperature output
- Fault monitoring
- 3.3-V and 5-V PWM signal compatible
- Tri-state PWM input
- Integrated bootstrap switch
- Optimized dead time for shoot-through protection
- High-density QFN 5-mm x 6-mm footprint
- Ultra-low-inductance package
- System optimized PCB footprint
- Thermally enhanced topside cooling
- RoHS compliant – lead-free terminal plating
- Halogen free

2 Applications

- Multiphase synchronous buck converters
 - High-frequency applications
 - High-current, low-duty cycle applications
- POL DC-DC converters
- Memory and graphic cards
- Desktop and server VR12.x / VR13.x V-core synchronous buck converters

3 Description


The CSD95485RWJ NexFET™ power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm x 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.

Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD95485RWJ	13-Inch Reel	2500	QFN	Tape and Reel
CSD95485RWJT	7-Inch Reel	250	5.00-mm x 6.00-mm Package	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Diagram



Typical Power Stage Efficiency and Power Loss




Table of Contents


1 Features	1	7 Application Schematic	6
2 Applications	1	8 Device and Documentation Support	7
3 Description	1	8.1 Trademarks	7
4 Revision History	2	8.2 Electrostatic Discharge Caution	7
5 Pin Configuration and Functions	3	8.3 Glossary	7
6 Specifications	4	9 Mechanical, Packaging, and Orderable Information	8
6.1 Absolute Maximum Ratings	4	9.1 Mechanical Drawing	8
6.2 ESD Ratings	4	9.2 Recommended PCB Land Pattern	9
6.3 Recommended Operating Conditions	4	9.3 Recommended Stencil Opening	10
6.4 Thermal Information	5		

4 Revision History

DATE	REVISION	NOTES
March 2020	*	Initial release.

5 Pin Configuration and Functions

**RWJ Package
41-Pin QFN
Top View**



Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
VOS	1	Output voltage sensing pin for the internal current sensing circuitry.
AGND	2	This pin is internally connected to PGND.
VDD	3	Supply voltage for internal circuitry. This pin should be bypassed directly to pin 2.
PVDD	4	Supply voltage for gate drivers. This pin should be bypassed to PGND.
PGND	5	Power ground.
NC	6	Not connected. This pin needs to be left floating in application.
PGND	7-9	Power ground.
VSW	10-19	Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor.
PGND	20-24	Power ground.
VIN	25-30	Input voltage pin. Connect input capacitors close to this pin.
NC	31	Not connected. This pin needs to be left floating in application.
BOOTR	32	Return path for HS gate driver. It is connected to VSW internally.
BOOT	33	Bootstrap capacitor connection. Connect a minimum 0.1- μ F, 16-V, X5R ceramic capacitor from BOOT to BOOTR pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.
PWM	34	Tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Both MOSFET gates are set low if PWM stays in Hi-Z for greater than the tri-state shutdown holdoff time (T_{3HT}).
EN/FCCM	35	This dual function pin either enables the diode emulation function or can be used as a simple enable for the device. When this pin is driven into the tri-state window and held there for more than the tri-state holdoff time, diode emulation mode is enabled for sync FET. When the pin is high, device operates in forced continuous conduction mode. When the pin is low, both FETs are held off. An internal resistor pulls this pin low if left floating.
TAO/FLT	36	Temperature amplifier output. Reports a voltage proportional to the IC temperature. An ORing diode is integrated in the IC. When used in a multi-phase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown LSOC or HSS detection circuit is tripped.
LSET	37	A resistor from this pin to PGND pin sets the inductor value for the internal current sensing circuitry.
IOUT	38	Output of current sensing amplifier. $V(IOUT) - V(REFIN)$ is proportional to the phase current.
REFIN	39	External reference voltage input for current sensing amplifier.
PGND	40	Power ground.
NC	41	Not connected. This pin needs to be left floating in application.

6 Specifications

6.1 Absolute Maximum Ratings

T_A = 25°C (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN} to P _{GND}	-0.3	20	V
V _{IN} to V _{SW}	-0.3	20	V
V _{IN} to V _{SW} (10 ns)		23	V
V _{SW} to P _{GND}	-0.3	20	V
V _{SW} to P _{GND} (10 ns)		23	V
V _{SW} to P _{GND} (10 ns)	-7		V
V _{DD} to P _{GND}	-0.3	7	V
EN/FCCM, TAO/FLT, LSET to P _{GND} ⁽³⁾	-0.3	V _{DD} + 0.3	V
IO _{UT} , VOS, PWM to P _{GND}	-0.3	7	V
REFIN to P _{GND}	-0.3	3.6	V
BOOT to P _{GND}	-0.3	30	V
BOOT to BOOT_R ⁽³⁾	-0.3	V _{DD} + 0.3	V
T _J Operating junction temperature	-55	150	°C
T _{stg} Storage temperature	-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) I_{LOAD} is defined as the current flowing out of the V_{SW} pins.
- (3) Should not exceed 7 V.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM)	±2000	V
	Charged-device model (CDM)	±500	

6.3 Recommended Operating Conditions

T_A = 25°C (unless otherwise stated)

	MIN	MAX	UNIT
V _{DD} Driver supply voltage	4.5	5.5	V
PV _{DD} Gate drive voltage	4.5	5.5	V
V _{IN} Input supply voltage ⁽¹⁾	4.5	16	V
V _{OUT} Output voltage		5.5	V
PWM to P _{GND}		V _{DD} + 0.3	V
I _{OUT} Continuous output current	V _{IN} = 12 V, V _{DD} = 5 V, PV _{DD} = 5 V, V _{OUT} = 1.2 V, f _{SW} = 500 kHz ⁽²⁾		75
I _{OUT-PK} Peak output current ⁽³⁾			105
f _{SW} Switching frequency	C _{BST} = 0.1 μF (min), V _{OUT} = 2.5 V (max)		1250
On-time duty cycle	f _{SW} = 1 MHz		85%
Minimum PWM on-time	20		ns
Operating junction temperature	-40	125	°C

- (1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.
- (2) Measurement made with six 10-μF (TDK C3216X7R1C106KT or equivalent) ceramic capacitors across V_{IN} to P_{GND} pins.
- (3) System conditions as defined in Note 2. Peak output current is applied for t_p = 50 μs.

6.4 Thermal Information

$T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
θ_{JC}	Thermal resistance, junction-to-case (top of package)		7.4		$^\circ\text{C}/\text{W}$
θ_{JB}	Thermal resistance, junction-to-board ⁽¹⁾		2.2		$^\circ\text{C}/\text{W}$
Ψ_{JT}	Junction-to-top characterization parameter		0.9		$^\circ\text{C}/\text{W}$

- (1) θ_{JB} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in, 0.06-in (1.52-mm) thick FR4 board based on hottest board temperature within 1 mm of the package.

7 Application Schematic




Figure 1. Application Schematic

Note: The schematic in Figure 1 is a conceptual drawing only. Actual designs may require additional components not shown.

8 Device and Documentation Support

8.1 Trademarks

NexFET is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

8.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.3 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Mechanical Drawing



4221590/C 01/2017


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

9.2 Recommended PCB Land Pattern



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is designed to be soldered to thermal pads on the board. For more information, see [QFN/SON PCB Attachment](#) (SLUA271).

9.3 Recommended Stencil Opening



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD95485RWJ	NRND	VQFN-CLIP	RWJ	41	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95485RWJ	
CSD95485RWJT	NRND	VQFN-CLIP	RWJ	41	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95485RWJ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated