• Menu
  • Product
  • Email
  • PDF
  • Order now

  • DACx3608 Octal, 10-Bit or 8-Bit, I2CTM Interface, Buffered Voltage Output DACs in Tiny 3 × 3 WQFN Package

    • SLASEQ4A October   2018  – December 2018 DAC43608 , DAC53608

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • DACx3608 Octal, 10-Bit or 8-Bit, I2CTM Interface, Buffered Voltage Output DACs in Tiny 3 × 3 WQFN Package
  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      Simplified Block Diagram
      2.      Programmable Window Comparator
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configurations and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  Timing Requirements: I2CTM Standard Mode
    7. 7.7  Timing Requirements: I2CTM Fast Mode
    8. 7.8  Timing Requirements: I2CTM Fast+ Mode
    9. 7.9  Timing Requirements: Logic
    10. 7.10 Typical Characteristics: 1.8 V
    11. 7.11 Typical Characteristics: 5.5 V
    12. 7.12 Typical Characteristics
    13. 7.13 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Digital-to-Analog Converter (DAC) Architecture
        1. 8.3.1.1 DAC Transfer Function
        2. 8.3.1.2 DAC Register Update and LDAC Functionality
        3. 8.3.1.3 CLR Functionality
        4. 8.3.1.4 Output Amplifier
      2. 8.3.2 Reference
      3. 8.3.3 Power-on-Reset (POR)
      4. 8.3.4 Software Reset
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-Down Mode
    5. 8.5 Programming
      1. 8.5.1 F/S Mode Protocol
      2. 8.5.2 DACx3608 I2CTM Update Sequence
      3. 8.5.3 DACx3608 Address Byte
      4. 8.5.4 DACx3608 Command Byte
      5. 8.5.5 DACx3608 Data Byte (MSDB and LSDB)
      6. 8.5.6 DACx3608 I2CTM Read Sequence
    6. 8.6 Register Map
      1. 8.6.1 DEVICE_CONFIG Register (offset = 01h) [reset = 00FFh]
        1. Table 10. DEVICE_CONFIG Register Field Descriptions
      2. 8.6.2 STATUS/TRIGGER Register (offset = 02h) [reset = 0300h for DAC53608, reset = 0500h for DAC43608]
        1. Table 11. STATUS/TRIGGER Register Field Descriptions
      3. 8.6.3 BRDCAST Register (offset = 03h) [reset = 0000h]
        1. Table 12. BRDCAST Register Field Descriptions
      4. 8.6.4 DACn_DATA Register (offset = 08h to 0Fh) [reset = 0000h]
        1. Table 13. DACn_DATA Register Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Programmable LED Biasing
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curve
      2. 9.2.2 Programmable Window Comparator
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
        3. 9.2.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Related Links
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Community Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
  14. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • RTE|16
    • MPQF149D
Thermal pad, mechanical data (Package|Pins)
  • RTE|16
    • QFND525B
Orderable Information
  • slaseq4a_oa
  • slaseq4a_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

DACx3608 Octal, 10-Bit or 8-Bit, I2CTM Interface, Buffered Voltage Output DACs in Tiny 3 × 3 WQFN Package

1 Features

  • ±1-LSB INL and DNL
  • Wide Operating Range
    • Power Supply: 1.8 V to 5.5 V
    • Temperature Range: –40˚C to 125˚C
  • I2CTM Serial Interface
    • Standard, Fast, and Fast+ Mode
    • 2.4-V, VIH with VDD = 5.5 V
  • LDAC Pin For Simultaneous Output Update
  • Very Low Power: 0.1 mA/Channel at 1.8 V
  • Low Power Startup Mode: Outputs powered down to 10K State
  • Tiny Package
    • 16-Pin WQFN (3 mm × 3 mm)

2 Applications

  • Programmable Power Supplies
  • Programmable Window Comparator
  • VCOM Biasing in Display Panel
  • Laser Driver In Multifunction Printers
  • Auto Focus Digital Still Cameras Lens
  • ATM Machines, Currency Counters, Barcode Readers
  • IP Network Cameras, Projectors

3 Description

The DAC53608 and DAC43608 (DACx3608) are low-power, eight-channel, voltage-output, 10-bit or 8-bit digital-to-analog converters (DACs) respectively. The DACx3608 are specified monotonic by design across a wide power supply range from 1.8 V to 5.5 V. Using an external reference, the DACx3608 provides a full scale output voltage range of 1.8 V to 5.5 V while consuming 0.1-mA quiescent current per channel. The DACx3608 also includes per channel, user programmable, power down registers. These registers facilitate the DAC output buffers to start in a power down to 10K state and remain in this state until a power up command is issued to these output buffers.

Low quiescent current, wide power supply range, and per channel power down option makes DACx3608 ideal for low power, battery operated systems.

The devices communicate through the I2CTM interface. These devices support I2CTM standard mode (100 kbps), fast mode (400 kbps), and fast+ mode (1 Mbps). These devices also have a load DAC (LDAC) pin that allows simultaneous DAC updates.

The DACx3608 are available in small 3-mm × 3-mm, 16-pin WQFN package. The devices are fully specified over the extended industrial temperature range of –40°C to +125°C.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
DAC53608 WQFN (16) 3.00 mm × 3.00 mm
DAC43608 WQFN (16) 3.00 mm × 3.00 mm
  1. For all available packages, refer to the orderable addendum at the end of the data sheet.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale