• Menu
  • Product
  • Email
  • PDF
  • Order now

  • DRV8830 Low-Voltage Motor Driver With Serial Interface

    • SLVSAB2G May   2010  – December 2015 DRV8830

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • DRV8830 Low-Voltage Motor Driver With Serial Interface
  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Timing Requirements
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Voltage Regulation
      2. 7.3.2 Voltage Setting (VSET DAC)
      3. 7.3.3 Current Limit
      4. 7.3.4 Protection Circuits
        1. 7.3.4.1 Overcurrent Protection (OCP)
        2. 7.3.4.2 Thermal Shutdown (TSD)
        3. 7.3.4.3 Undervoltage Lockout (UVLO)
    4. 7.4 Device Functional Modes
      1. 7.4.1 Bridge Control
    5. 7.5 Programming
      1. 7.5.1 I2C-Compatible Serial Interface
    6. 7.6 Register Maps
      1. 7.6.1 I2C Register Map
        1. 7.6.1.1 REGISTER 0 - CONTROL
        2. 7.6.1.2 REGISTER 1 - FAULT
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Motor Voltage
        2. 8.2.2.2 Motor Current Trip Point
        3. 8.2.2.3 Sense Resistor Selection
        4. 8.2.2.4 Low Power Operation
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
    1. 9.1 Power Supervisor
    2. 9.2 Bulk Capacitance
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Thermal Considerations
      1. 10.3.1 Power Dissipation
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Community Resources
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  12. 12Mechanical, Packaging, and Orderable Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • DGQ|10
    • MPDS043F
  • DRC|10
    • MPDS117L
Thermal pad, mechanical data (Package|Pins)
  • DGQ|10
    • PPTD304B
Orderable Information
  • slvsab2g_oa
  • slvsab2g_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

DRV8830 Low-Voltage Motor Driver With Serial Interface

1 Features

  • H-Bridge Voltage-Controlled Motor Driver
    • Drives DC Motor, One Winding of a Stepper Motor, or Other Actuators/Loads
    • Efficient PWM Voltage Control for Constant Motor Speed With Varying Supply Voltages
    • Low MOSFET On-Resistance:
      HS + LS 450 mΩ
  • 1-A Maximum DC/RMS or Peak Drive Current
  • 2.75-V to 6.8-V Operating Supply Voltage Range
  • 300-nA (Typical) Sleep Mode Current
  • Serial I2C-Compatible Interface
  • Multiple Address Selections Allow Up to 9 Devices on One I2C Bus
  • Current Limit Circuit and Fault Output
  • Thermally-Enhanced Surface Mount Packages

2 Applications

  • Battery-Powered:
    • Printers
    • Toys
    • Robotics
    • Cameras
    • Phones
  • Small Actuators, Pumps, and so forth

3 Description

The DRV8830 device provides an integrated motor driver solution for battery-powered toys, printers, and other low-voltage or battery-powered motion control applications. The device has one H-bridge driver, and can drive one DC motor or one winding of a stepper motor, as well as other loads like solenoids. The output driver block consists of N-channel and P-channel power MOSFETs configured as an H-bridge to drive the motor winding.

Provided with sufficient PCB heatsinking, the DRV8830 can supply up to 1-A of DC/RMS or peak output current. It operates on power supply voltages from 2.75 V to 6.8 V.

To maintain constant motor speed over varying battery voltages while maintaining long battery life, a PWM voltage regulation method is provided. The output voltage is programmed through an I2C-compatible interface, using an internal voltage reference and DAC.

Internal protection functions are provided for over current protection, short-circuit protection, undervoltage lockout, and overtemperature protection.

The DRV8830 is available in a tiny 3-mm × 3-mm 10-pin VSON package and HVSSOP package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
DRV8830 HVSSOP (10) 3.00 mm × 3.00 mm
VSON (10)
  1. For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

DRV8830 key_graphic_1_SLVSAB2.gif

4 Revision History

Changes from F Revision (February 2012) to G Revision

  • Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section Go

5 Pin Configuration and Functions

DGQ or DRC Package
10-Pin HVSSOP or VSON
Top View
DRV8830 po_lvsab2.gif
The HVSSOP package has a PowerPAD.

Pin Functions

PIN TYPE(1) DESCRIPTION EXTERNAL COMPONENTS
OR CONNECTIONS
NAME NO.
A0 7 I Address set 0 Connect to GND, VCC, or open to set I2C base address. See serial interface description.
A1 8 I Address set 1
FAULTn 6 OD Fault output Open-drain output driven low if fault condition present
GND 5 — Device ground
ISENSE 2 IO Current sense resistor Connect current sense resistor to GND. Resistor value sets current limit level.
OUT1 3 O Bridge output 1 Connect to motor winding
OUT2 1 O Bridge output 2
SCL 10 I Serial clock Clock line of I2C serial bus
SDA 9 IO Serial data Data line of I2C serial bus
VCC 4 — Device and motor supply Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.
(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)
MIN MAX UNIT
VCC Power supply voltage –0.3 7 V
Input pin voltage –0.5 7 V
Peak motor drive output current(3) Internally limited A
Continuous motor drive output current(3) –1 1 A
Continuous total power dissipation See Thermal Information
TJ Operating virtual junction temperature –40 150 °C
Tstg Storage temperature –60 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) Power dissipation and thermal limits must be observed.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±1000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC Motor power supply voltage 2.75 6.8 V
IOUT Continuous or peak H-bridge output current(1) 0 1 A
(1) Power dissipation and thermal limits must be observed.

6.4 Thermal Information

THERMAL METRIC(1) DRV8830 UNIT
DGQ (HVSSOP) DRC (VSON)
10 PINS 10 PINS
RθJA Junction-to-ambient thermal resistance 69.3 50.2 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 63.5 78.4 °C/W
RθJB Junction-to-board thermal resistance 51.6 18.8 °C/W
ψJT Junction-to-top characterization parameter 1.5 1.1 °C/W
ψJB Junction-to-board characterization parameter 23.2 17.9 °C/W
RθJB Junction-to-case (bottom) thermal resistance 9.5 5.1 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

VCC = 2.75 V to 6.8 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
POWER SUPPLIES
IVCC VCC operating supply current VCC = 5 V 1.4 2 mA
IVCCQ VCC sleep mode supply current VCC = 5 V, TA = 25°C 0.3 1 μA
VUVLO VCC undervoltage lockout voltage VCC rising 2.575 2.75 V
VCC falling 2.47
LOGIC-LEVEL INPUTS
VIL Input low voltage 0.25 × VCC 0.38 × VCC V
VIH Input high voltage 0.46 × VCC 0.5 × VCC V
VHYS Input hysteresis 0.08 × VCC V
IIL Input low current VIN = 0 –10 10 μA
IIH Input high current VIN = 3.3 V 50 μA
LOGIC-LEVEL OUTPUTS (FAULTn)
VOL Output low voltage IOL = 4 mA, VCC = 5 V 0.5 V
H-BRIDGE FETS
RDS(ON) HS FET on resistance VCC = 5 V, I O = 0.8 A, TJ = 85°C 290 400 mΩ
VCC = 5 V, I O = 0.8 A, TJ = 25°C 250
RDS(ON) LS FET on resistance VCC = 5 V, I O = 0.8 A, TJ = 85°C 230 320 mΩ
VCC = 5 V, I O = 0.8 A, TJ = 25°C 200
IOFF Off-state leakage current –20 20 μA
MOTOR DRIVER
tR Rise time VCC = 3 V, load = 4 Ω 50 300 ns
tF Fall time VCC = 3 V, load = 4 Ω 50 300 ns
fSW Internal PWM frequency 44.5 kHz
PROTECTION CIRCUITS
IOCP Overcurrent protection trip level 1.3 3 A
tOCP OCP deglitch time 2 μs
TTSD Thermal shutdown temperature Die temperature(1) 150 160 180 °C
VOLTAGE CONTROL
VREF Reference output voltage 1.235 1.285 1.335 V
ΔVLINE Line regulation VCC = 3.3 V to 6 V, VOUT = 3 V,(1)
IOUT = 500 mA 		±1%
ΔVLOAD Load regulation VCC = 5 V, VOUT = 3 V,
IOUT = 200 mA to 800 mA(1)		 ±1%
CURRENT LIMIT
VILIM Current limit sense voltage 160 200 240 mV
tILIM Current limit fault deglitch time 275 ms
RISEN Current limit sense resistance (external resistor value) 0 1 Ω
(1) Not production tested.

6.6 I2C Timing Requirements(1)

VCC = 2.75 V to 6.8 V, TA = -40°C to 85°C (unless otherwise noted)
STANDARD MODE FAST MODE UNIT
MIN NOM MAX MIN NOM MAX
fscl I2C clock frequency 0 100 0 400 kHz
tsch I2C clock high time 4 0.6 µs
tscl I2C clock low time 4.7 1.3 µs
tsp I2C spike time 0 50 0 50 ns
tsds I2C serial data setup time 250 100 ns
tsdh I2C serial data hold time 0 0 ns
ticr I2C input rise time 1000 20+0.1Cb(2) 300 ns
ticf I2C input fall time 300 20+0.1Cb(2) 300 ns
tocf I2C output fall time 300 20+0.1Cb(2) 300 ns
tbuf I2C bus free time 4.7 1.3 µs
tsts I2C Start setup time 4.7 0.6 µs
tsth I2C Start hold time 4 0.6 µs
tsps I2C Stop setup time 4 0.6 µs
tvd (data) Valid data time (SCL low to SDA valid) 1 1 µs
tvd (ack) Valid data time of ACK (ACK signal from SCL low to SDA low) 1 1 µs
(1) Not production tested.
(2) Cb = total capacitance of one bus line in pF
DRV8830 i2c_timing1_lvsab2.gif Figure 1. I2C Timing Requirements
DRV8830 i2c_timing2_lvsab2.gif Figure 2. I2C Timing Requirements

6.7 Typical Characteristics

DRV8830 eff_vs_iload_lvsab2.gif Figure 3. Efficiency vs Load Current
(VIN = 5 V, VOUT = 3 V)
DRV8830 D001_SLVSAB2.gif Figure 5. IVCC vs VVCC
DRV8830 D003_SLVSAB2.gif Figure 7. RDS(on) HS + LS vs VCC
DRV8830 eff_vs_vout_lvsab2.gif Figure 4. Efficiency vs Output Voltage
(VIN = 5 V, IOUT = 500 mA)
DRV8830 D002_SLVSAB2.gif Figure 6. IVCCQ vs VVCC

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale