SNAS304H January   2006  – April 2016 ADC121S101 , ADC121S101-Q1

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings: ADC121S101
    3. 7.3 ESD Ratings: ADC121S101-Q1
    4. 7.4 Recommended Operating Conditions
    5. 7.5 Thermal Information
    6. 7.6 Electrical Characteristics
    7. 7.7 Timing Requirements
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Determining Throughput
      2. 8.3.2 ADC Transfer Function
      3. 8.3.3 Analog Inputs
      4. 8.3.4 Digital Inputs and Outputs
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal Mode
      2. 8.4.2 Shutdown Mode
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
    1. 10.1 Power Management
    2. 10.2 Power Supply Noise Considerations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Device Nomenclature
    2. 12.2 Community Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)(3)
MIN MAX UNIT
Analog supply voltage, VA –0.3 6.5 V
Voltage on any digital pin to GND –0.3 6.5 V
Voltage on any analog pin to GND –0.3 VA + 0.3 V
Input current at any pin(4) ±10 mA
Package input current(4) ±20 mA
Power consumption at TA = 25°C See(5)
Junction temperature, TJ 150 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are measured with respect to GND = 0 V (unless otherwise specified).
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(4) When the input voltage at any pin exceeds the power supply (that is, VIN < GND or VIN > VA), the current at that pin must be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Ratings does not apply to the VA pin. The current into the VA pin is limited by the Analog Supply Voltage specification.
(5) The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula PDmax = (TJmax − TA) / θJA. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (that is, when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions must always be avoided.

7.2 ESD Ratings: ADC121S101

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±3500 V
Machine model (MM) ±300
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings: ADC121S101-Q1

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per AEC Q100-002(1) ±3500 V
Charged-device model (CDM), per AEC Q100-011, all pins ±300
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)
MIN NOM MAX UNIT
VA Supply voltage 2.7 5.25 V
Digital input pins voltage (regardless of supply voltage) –0.3 5.25 V
Analog input pins voltage 0 VA V
Clock frequency 25 20000 kHz
Sample rate Up to
1 Msps
TA Operating temperature –40 125 °C
(1) All voltages are measured with respect to GND = 0 V (unless otherwise specified).

7.5 Thermal Information

THERMAL METRIC(1) ADC121S101 UNIT
NGF (WSON) DBV (SOT-23)
6 PINS 6 PINS
RθJA Junction-to-ambient thermal resistance 94 265 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 118 151 °C/W
RθJB Junction-to-board thermal resistance 69 30 °C/W
ψJT Junction-to-top characterization parameter 6.5 30 °C/W
ψJB Junction-to-board characterization parameter 69 29 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 15 N/A °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.6 Electrical Characteristics

VA = 2.7 V to 5.25 V, GND = 0 V, fSCLK = 10 MHz to 20 MHz, CL = 15 pF, fSAMPLE = 500 ksps to 1 Msps, and TA = 25°C (unless otherwise noted)(1)
PARAMETER TEST CONDITIONS MIN(2) TYP MAX(2) UNIT
STATIC CONVERTER
Resolution with no missing codes VA = 2.7 V to 3.6 V, –40°C ≤ TA ≤ 125°C 12 Bits
INL Integral non-linearity –40°C ≤ TA ≤ 85°C,
VA = 2.7 V to 3.6 V		 SOT-23 –1 ±0.4 1 LSB
WSON –1.2 ±0.4 1
TA = 125°C,
VA = 2.7 V to 3.6 V		 SOT-23 –1.1 1
WSON –1.3 1
DNL Differential non-linearity –40°C ≤ TA ≤ 85°C, VA = 2.7 V to 3.6 V 0.5 1 LSB
–0.9 –0.3
TA = 125°C, VA = 2.7 V to 3.6 V –1 1
VOFF Offset error –40°C ≤ TA ≤ 125°C, VA = 2.7 V to 3.6 V –1.2 ±0.1 1.2 LSB
GE Gain error –40°C ≤ TA ≤ 125°C,
VA = 2.7 V to 3.6 V		 SOT-23 –1.2 ±0.2 1.2 LSB
WSON –1.5 ±0.2 1.5
DYNAMIC CONVERTER
SINAD Signal-to-noise plus distortion ratio VA = 2.7 V to 5.25 V, –40°C ≤ TA ≤ 125°C
fIN = 100 kHz, –0.02 dBFS		 70 72 dB
SNR Signal-to-noise ratio VA = 2.7 V to 5.25 V, –40°C ≤ TA ≤ 85°C
fIN = 100 kHz, –0.02 dBFS		 70.8 72.5 dB
VA = 2.7 V to 5.25 V, TA = 125°C
fIN = 100 kHz, –0.02 dBFS		 70.6
THD Total harmonic distortion VA = 2.7 V to 5.25 V, fIN = 100 kHz,
–0.02 dBFS		 –80 dB
SFDR Spurious-free dynamic range VA = 2.7 V to 5.25 V, fIN = 100 kHz,
–0.02 dBFS		 82 dB
ENOB Effective number of bits VA = 2.7 V to 5.25 V, fIN = 100 kHz,
–0.02 dBFS, –40°C ≤ TA ≤ 125°C		 11.3 11.6 Bits
IMD Intermodulation distortion,
second order terms		 VA = 5.25 V, fa = 103.5 kHz, fb = 113.5 kHz –78 dB
Intermodulation distortion,
third order terms		 VA = 5.25 V, fa = 103.5 kHz, fb = 113.5 kHz –78 dB
FPBW –3-dB full power bandwidth VA = 5 V 11 MHz
VA = 3 V 8
ANALOG INPUT
VIN Input range 0 to VA V
IDCL DC leakage current –40°C ≤ TA ≤ 125°C –1 1 µA
CINA Input capacitance Track mode 30 pF
Hold mode 4
DIGITAL INPUT
VIH Input high voltage VA = 5.25 V, –40°C ≤ TA ≤ 125°C 2.4 V
VA = 3.6 V, –40°C ≤ TA ≤ 125°C 2.1
VIL Input low voltage VA = 5 V, –40°C ≤ TA ≤ 125°C 0.8 V
VA = 3 V, –40°C ≤ TA ≤ 125°C 0.4
IIN Input current VIN = 0 V or VA, –40°C ≤ TA ≤ 125°C –1 ±0.1 1 µA
CIND Digital input capacitance –40°C ≤ TA ≤ 125°C 2 4 pF
DIGITAL OUTPUT
VOH Output high voltage ISOURCE = 200 µA, –40°C ≤ TA ≤ 125°C VA – 0.2 VA – 0.07 V
ISOURCE = 1 mA VA – 0.1
VOL Output low voltage ISINK = 200 µA, –40°C ≤ TA ≤ 125°C 0.03 0.4 V
ISINK = 1 mA 0.1
IOZH, IOZL TRI-STATE leakage current –40°C ≤ TA ≤ 125°C –10 ±0.1 10 µA
COUT TRI-STATE output capacitance –40°C ≤ TA ≤ 125°C 2 4 pF
Output coding Straight (natural) binary
POWER SUPPLY
VA Supply voltage –40°C ≤ TA ≤ 125°C 2.7 5.25 V
IA Supply current, normal mode
(operational, CS low)		 VA = 5.25 V, fSAMPLE = 1 Msps,
–40°C ≤ TA ≤ 125°C		 2.0 3.2 mA
VA = 3.6 V, fSAMPLE = 1 Msps,
–40°C ≤ TA ≤ 125°C		 0.6 1.5
Supply current, shutdown
(CS high)		 fSCLK = 0 MHz, VA = 5 V, fSAMPLE = 0 ksps 500 nA
fSCLK = 20 MHz, VA = 5 V, fSAMPLE = 0 ksps 60 µA
PD Power consumption, normal mode
(operational, CS low)		 VA = 5 V, –40°C ≤ TA ≤ 125°C 10 16 mW
VA = 3 V, –40°C ≤ TA ≤ 125°C 2.0 4.5
Power consumption, shutdown
(CS high)		 fSCLK = 0 MHz, VA = 5 V, fSAMPLE = 0 ksps 2.5 µW
fSCLK = 20 MHz, VA = 5 V, fSAMPLE = 0 ksps 300
AC
fSCLK Clock frequency(3) –40°C ≤ TA ≤ 125°C(4) 10 20 MHz
fS Sample rate –40°C ≤ TA ≤ 125°C(4) 500 1000 ksps
DC SCLK duty cycle fSCLK = 20 MHz, –40°C ≤ TA ≤ 125°C 40% 50% 60%
tACQ Minimum time required for acquisition –40°C ≤ TA ≤ 125°C 350 ns
tQUIET Quiet time –40°C ≤ TA ≤ 125°C(5) 50 ns
tAD Aperture delay 3 ns
tAJ Aperture jitter 30 ps
(1) Tested limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).
(2) Data sheet minimum and maximum specification limits are guaranteed by design, test, or statistical analysis.
(3) This condition is for fSCLK = 20 MHz.
(4) This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings.
(5) Minimum quiet time required by bus relinquish and the start of the next conversion.

7.7 Timing Requirements

VA = 2.7 V to 5.25 V, GND = 0 V, fSCLK = 10 MHz to 20 MHz, CL = 25 pF, fSAMPLE = 500 ksps to 1 Msps, and TA = 25°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tCS Minimum CS pulse width –40°C ≤ TA ≤ 125°C 10 ns
tSU CS to SCLK setup time –40°C ≤ TA ≤ 125°C 10 ns
tEN Delay from CS until SDATA TRI-STATE disabled(1) –40°C ≤ TA ≤ 125°C 20 ns
tACC Data access time after SCLK falling edge(2) VA = 2.7 V to 3.6 V,
–40°C ≤ TA ≤ 125°C		 40 ns
VA = 4.75 V to 5.25 V,
–40°C ≤ TA ≤ 125°C		 20
tCL SCLK low pulse width –40°C ≤ TA ≤ 125°C 0.4 × tSCLK ns
tCH SCLK high pulse width –40°C ≤ TA ≤ 125°C 0.4 × tSCLK ns
tH SCLK to data valid hold time VA = 2.7 V to 3.6 V,
–40°C ≤ TA ≤ 125°C		 7 ns
VA = 4.75 V to 5.25 V,
–40°C ≤ TA ≤ 125°C		 5
tDIS SCLK falling edge to SDATA high impedance(3) VA = 2.7 V to 3.6 V,
–40°C ≤ TA ≤ 125°C		 6 25 ns
VA = 4.75 V to 5.25 V,
–40°C ≤ TA ≤ 125°C		 5 25
tPOWER-UP Power-up time from full power down 1 µs
(1) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V.
(2) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V or 2 V.
(3) tDIS is derived from the time taken by the outputs to change by 0.5 V with the timing test circuit. The measured number is then adjusted to remove the effects of charging or discharging the output capacitance. This means that tDIS is the true bus relinquish time, independent of the bus loading.
ADC121S101 ADC121S101-Q1 20145008.gif Figure 1. Timing Test Circuit
ADC121S101 ADC121S101-Q1 20145006.gif Figure 2. Serial Timing Diagram

7.8 Typical Characteristics

TA = 25°C, fSAMPLE = 500 ksps to 1 Msps, fSCLK = 10 MHz to 20 MHz, and fIN = 100 kHz (unless otherwise noted)
ADC121S101 ADC121S101-Q1 20145020.png Figure 3. DNL, fSCLK = 10 MHz
ADC121S101 ADC121S101-Q1 20145060.png Figure 5. DNL, fSCLK = 20 MHz
ADC121S101 ADC121S101-Q1 20145065.png Figure 7. DNL vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145063.png Figure 9. SNR vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145067.png Figure 11. SFDR vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145069.png Figure 13. Spectral Response
VA = 5.25 V, fSCLK = 10 MHz
ADC121S101 ADC121S101-Q1 20145055.png Figure 15. Power Consumption
vs Throughput, fSCLK = 20 MHz
ADC121S101 ADC121S101-Q1 20145021.png Figure 4. INL, fSCLK = 10 MHz
ADC121S101 ADC121S101-Q1 20145061.png Figure 6. INL, fSCLK = 20 MHz
ADC121S101 ADC121S101-Q1 20145066.png Figure 8. INL vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145064.png Figure 10. SINAD vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145068.png Figure 12. THD vs Clock Frequency
ADC121S101 ADC121S101-Q1 20145070.png Figure 14. Spectral Response
VA = 5.25 V, fSCLK = 20 MHz