JAJSLT6F April 2021 – January 2023 AM2431 , AM2432 , AM2434
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Integrated in the MAIN domain is one instance of high-speed differential interface implemented with Serializer/Deserializer (SerDes) Multi-protocol Multi-link PHY with the following main blocks:
For more information, see Serializer/Deserializer (SerDes) section in Peripherals chapter in the device TRM.