JAJSGC7F December 2015 – May 2019 AM5726 , AM5728 , AM5729
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The main reference clock REF_CLK (RMII_50MHZ_CLK) of RMII interface is internally supplied from PRCM. The source of this clock could be either externally sourced from the RMII_MHZ_50_CLK pin of the device or internally generated from DPLL_GMAC output clock GMAC_RMII_HS_CLK. See the PRCM chapter of the device TRM for full details about RMII reference clock.
CAUTION
The IO Timings provided in this section are only valid for some GMAC usage modes when the corresponding Virtual IO Timings or Manual IO Timings are configured as described in the tables found in this section.
Table 7-76, Table 7-77 and Figure 7-56 present timing requirements for GMAC RMIIn Receive.