SPRS982H December   2016  – December 2019 AM5746 , AM5748 , AM5749

PRODUCTION DATA.  

  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2Revision History
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagram
    2. 4.2 Pin Attributes
    3. 4.3 Signal Descriptions
      1. 4.3.1  VIP
      2. 4.3.2  DSS
      3. 4.3.3  HDMI
      4. 4.3.4  EMIF
      5. 4.3.5  GPMC
      6. 4.3.6  Timer
      7. 4.3.7  I2C
      8. 4.3.8  HDQ1W
      9. 4.3.9  UART
      10. 4.3.10 McSPI
      11. 4.3.11 QSPI
      12. 4.3.12 McASP
      13. 4.3.13 USB
      14. 4.3.14 SATA
      15. 4.3.15 PCIe
      16. 4.3.16 DCAN and MCAN
      17. 4.3.17 GMAC_SW
      18. 4.3.18 MLB
      19. 4.3.19 eMMC/SD/SDIO
      20. 4.3.20 GPIO
      21. 4.3.21 KBD
      22. 4.3.22 PWM
      23. 4.3.23 PRU-ICSS
      24. 4.3.24 Test Interfaces
      25. 4.3.25 System and Miscellaneous
        1. 4.3.25.1 Sysboot
        2. 4.3.25.2 PRCM
        3. 4.3.25.3 RTCSS
        4. 4.3.25.4 SDMA
        5. 4.3.25.5 INTC
        6. 4.3.25.6 Observability
        7. 4.3.25.7 Power Supplies
    4. 4.4 Pin Multiplexing
    5. 4.5 Connections for Unused Pins
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Power-On Hours (POH) Limits
      1. Table 5-1 Power-On Hours (POH) Limits
    4. 5.4  Recommended Operating Conditions
    5. 5.5  Operating Performance Points
      1. 5.5.1 AVS and ABB Requirements
      2. 5.5.2 Voltage And Core Clock Specifications
      3. 5.5.3 Maximum Supported Frequency
    6. 5.6  Power Consumption Summary
    7. 5.7  Electrical Characteristics
      1. Table 5-7  LVCMOS DDR DC Electrical Characteristics
      2. Table 5-8  Dual Voltage LVCMOS I2C DC Electrical Characteristics
      3. Table 5-9  IQ1833 Buffers DC Electrical Characteristics
      4. Table 5-10 IHHV1833 Buffers DC Electrical Characteristics
      5. Table 5-11 LVCMOS OSC Buffers DC Electrical Characteristics
      6. Table 5-12 BC1833IHHV Buffers DC Electrical Characteristics
      7. Table 5-13 Dual Voltage SDIO1833 DC Electrical Characteristics
      8. Table 5-14 Dual Voltage LVCMOS DC Electrical Characteristics
      9. 5.7.1      HDMIPHY DC Electrical Characteristics
      10. 5.7.2      USBPHY DC Electrical Characteristics
      11. 5.7.3      SATAPHY DC Electrical Characteristics
      12. 5.7.4      PCIEPHY DC Electrical Characteristics
    8. 5.8  VPP Specifications for One-Time Programmable (OTP) eFuses
      1. Table 5-15 Recommended Operating Conditions for OTP eFuse Programming
      2. 5.8.1      Hardware Requirements
      3. 5.8.2      Programming Sequence
      4. 5.8.3      Impact to Your Hardware Warranty
    9. 5.9  Thermal Characteristics
      1. 5.9.1 Package Thermal Characteristics
    10. 5.10 Timing Requirements and Switching Characteristics
      1. 5.10.1 Timing Parameters and Information
        1. 5.10.1.1 Parameter Information
          1. 5.10.1.1.1 1.8V and 3.3V Signal Transition Levels
          2. 5.10.1.1.2 1.8V and 3.3V Signal Transition Rates
          3. 5.10.1.1.3 Timing Parameters and Board Routing Analysis
      2. 5.10.2 Interface Clock Specifications
        1. 5.10.2.1 Interface Clock Terminology
        2. 5.10.2.2 Interface Clock Frequency
      3. 5.10.3 Power Supply Sequences
      4. 5.10.4 Clock Specifications
        1. 5.10.4.1 Input Clocks / Oscillators
          1. 5.10.4.1.1 OSC0 External Crystal
          2. 5.10.4.1.2 OSC0 Input Clock
          3. 5.10.4.1.3 Auxiliary Oscillator OSC1 Input Clock
            1. 5.10.4.1.3.1 OSC1 External Crystal
            2. 5.10.4.1.3.2 OSC1 Input Clock
          4. 5.10.4.1.4 RTC Oscillator Input Clock
            1. 5.10.4.1.4.1 RTC Oscillator External Crystal
            2. 5.10.4.1.4.2 RTC Oscillator Input Clock
        2. 5.10.4.2 RC On-die Oscillator Clock
        3. 5.10.4.3 Output Clocks
        4. 5.10.4.4 DPLLs, DLLs
          1. 5.10.4.4.1 DPLL Characteristics
          2. 5.10.4.4.2 DLL Characteristics
      5. 5.10.5 Recommended Clock and Control Signal Transition Behavior
      6. 5.10.6 Peripherals
        1. 5.10.6.1  Timing Test Conditions
        2. 5.10.6.2  Virtual and Manual I/O Timing Modes
        3. 5.10.6.3  VIP
        4. 5.10.6.4  DSS
        5. 5.10.6.5  HDMI
        6. 5.10.6.6  EMIF
        7. 5.10.6.7  GPMC
          1. 5.10.6.7.1 GPMC/NOR Flash Interface Synchronous Timing
          2. 5.10.6.7.2 GPMC/NOR Flash Interface Asynchronous Timing
          3. 5.10.6.7.3 GPMC/NAND Flash Interface Asynchronous Timing
        8. 5.10.6.8  I2C
          1. Table 5-65 Timing Requirements for I2C Input Timings
          2. Table 5-66 Timing Requirements for I2C HS-Mode (I2C3/4/5 Only)
          3. Table 5-67 Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings
        9. 5.10.6.9  HDQ1W
          1. 5.10.6.9.1 HDQ / 1-Wire — HDQ Mode
          2. 5.10.6.9.2 HDQ/1-Wire—1-Wire Mode
        10. 5.10.6.10 UART
          1. Table 5-72 Timing Requirements for UART
          2. Table 5-73 Switching Characteristics Over Recommended Operating Conditions for UART
        11. 5.10.6.11 McSPI
        12. 5.10.6.12 QSPI
        13. 5.10.6.13 McASP
          1. Table 5-80 Timing Requirements for McASP1
          2. Table 5-81 Timing Requirements for McASP2
          3. Table 5-82 Timing Requirements for McASP3/4/5/6/7/8
          4. Table 5-83 Switching Characteristics Over Recommended Operating Conditions for McASP1
          5. Table 5-84 Switching Characteristics Over Recommended Operating Conditions for McASP2
          6. Table 5-85 Switching Characteristics Over Recommended Operating Conditions for McASP3/4/5/6/7/8
        14. 5.10.6.14 USB
          1. 5.10.6.14.1 USB1 DRD PHY
          2. 5.10.6.14.2 USB2 PHY
        15. 5.10.6.15 SATA
        16. 5.10.6.16 PCIe
        17. 5.10.6.17 CAN
          1. 5.10.6.17.1 DCAN
          2. 5.10.6.17.2 MCAN-FD
          3. Table 5-97  Timing Requirements for CANx Receive
          4. Table 5-98  Switching Characteristics Over Recommended Operating Conditions for CANx Transmit
        18. 5.10.6.18 GMAC_SW
          1. 5.10.6.18.1 GMAC MII Timings
            1. Table 5-99  Timing Requirements for miin_rxclk - MII Operation
            2. Table 5-100 Timing Requirements for miin_txclk - MII Operation
            3. Table 5-101 Timing Requirements for GMAC MIIn Receive 10/100 Mbit/s
            4. Table 5-102 Switching Characteristics Over Recommended Operating Conditions for GMAC MIIn Transmit 10/100 Mbits/s
          2. 5.10.6.18.2 GMAC MDIO Interface Timings
          3. 5.10.6.18.3 GMAC RMII Timings
            1. Table 5-107 Timing Requirements for GMAC REF_CLK - RMII Operation
            2. Table 5-108 Timing Requirements for GMAC RMIIn Receive
            3. Table 5-109 Switching Characteristics Over Recommended Operating Conditions for GMAC REF_CLK - RMII Operation
            4. Table 5-110 Switching Characteristics Over Recommended Operating Conditions for GMAC RMIIn Transmit 10/100 Mbits/s
          4. 5.10.6.18.4 GMAC RGMII Timings
            1. Table 5-114 Timing Requirements for rgmiin_rxc - RGMIIn Operation
            2. Table 5-115 Timing Requirements for GMAC RGMIIn Input Receive for 10/100/1000 Mbps
            3. Table 5-116 Switching Characteristics Over Recommended Operating Conditions for rgmiin_txctl - RGMIIn Operation for 10/100/1000 Mbit/s
            4. Table 5-117 Switching Characteristics for GMAC RGMIIn Output Transmit for 10/100/1000 Mbps
        19. 5.10.6.19 eMMC/SD/SDIO
          1. 5.10.6.19.1 MMC1—SD Card Interface
            1. 5.10.6.19.1.1 Default speed, 4-bit data, SDR, half-cycle
            2. 5.10.6.19.1.2 High speed, 4-bit data, SDR, half-cycle
            3. 5.10.6.19.1.3 SDR12, 4-bit data, half-cycle
            4. 5.10.6.19.1.4 SDR25, 4-bit data, half-cycle
            5. 5.10.6.19.1.5 UHS-I SDR50, 4-bit data, half-cycle
            6. 5.10.6.19.1.6 UHS-I SDR104, 4-bit data, half-cycle
            7. 5.10.6.19.1.7 UHS-I DDR50, 4-bit data
          2. 5.10.6.19.2 MMC2 — eMMC
            1. 5.10.6.19.2.1 Standard JC64 SDR, 8-bit data, half cycle
            2. 5.10.6.19.2.2 High Speed JC64 SDR, 8-bit data, half cycle
            3. 5.10.6.19.2.3 High Speed HS200 JC64 SDR, 8-bit data, half cycle
            4. 5.10.6.19.2.4 High Speed JC64 DDR, 8-bit data
          3. 5.10.6.19.3 MMC3 and MMC4—SDIO/SD
            1. 5.10.6.19.3.1 MMC3 and MMC4, SD Default Speed
            2. 5.10.6.19.3.2 MMC3 and MMC4, SD High Speed
            3. 5.10.6.19.3.3 MMC3 and MMC4, SD and SDIO SDR12 Mode
            4. 5.10.6.19.3.4 MMC3 and MMC4, SD SDR25 Mode
            5. 5.10.6.19.3.5 MMC3 SDIO High Speed UHS-I SDR50 Mode, Half Cycle
        20. 5.10.6.20 PRU-ICSS
          1. 5.10.6.20.1 Programmable Real-Time Unit (PRU-ICSS PRU)
            1. 5.10.6.20.1.1 PRU-ICSS PRU Direct Input/Output Mode Electrical Data and Timing
              1. Table 5-166 PRU-ICSS PRU Timing Requirements - Direct Input Mode
              2. Table 5-167 PRU-ICSS PRU Switching Requirements – Direct Output Mode
            2. 5.10.6.20.1.2 PRU-ICSS PRU Parallel Capture Mode Electrical Data and Timing
              1. Table 5-168 PRU-ICSS PRU Timing Requirements - Parallel Capture Mode
            3. 5.10.6.20.1.3 PRU-ICSS PRU Shift Mode Electrical Data and Timing
              1. Table 5-169 PRU-ICSS PRU Timing Requirements – Shift In Mode
              2. Table 5-170 PRU-ICSS PRU Switching Requirements - Shift Out Mode
            4. 5.10.6.20.1.4 PRU-ICSS PRU Sigma Delta and EnDAT Modes
              1. Table 5-171 PRU-ICSS PRU Timing Requirements - Sigma Delta Mode
              2. Table 5-172 PRU-ICSS PRU Timing Requirements - EnDAT Mode
              3. Table 5-173 PRU-ICSS PRU Switching Requirements - EnDAT Mode
          2. 5.10.6.20.2 PRU-ICSS EtherCAT (PRU-ICSS ECAT)
            1. 5.10.6.20.2.1 PRU-ICSS ECAT Electrical Data and Timing
              1. Table 5-174 PRU-ICSS ECAT Timing Requirements – Input Validated With LATCH_IN
              2. Table 5-175 PRU-ICSS ECAT Timing Requirements – Input Validated With SYNCx
              3. Table 5-176 PRU-ICSS ECAT Timing Requirements – Input Validated With Start of Frame (SOF)
              4. Table 5-177 PRU-ICSS ECAT Timing Requirements - LATCHx_IN
              5. Table 5-178 PRU-ICSS ECAT Switching Requirements - Digital IOs
          3. 5.10.6.20.3 PRU-ICSS MII_RT and Switch
            1. 5.10.6.20.3.1 PRU-ICSS MDIO Electrical Data and Timing
              1. Table 5-179 PRU-ICSS MDIO Timing Requirements – MDIO_DATA
              2. Table 5-180 PRU-ICSS MDIO Switching Characteristics - MDIO_CLK
              3. Table 5-181 PRU-ICSS MDIO Switching Characteristics – MDIO_DATA
            2. 5.10.6.20.3.2 PRU-ICSS MII_RT Electrical Data and Timing
              1. Table 5-182 PRU-ICSS MII_RT Timing Requirements – MII[x]_RXCLK
              2. Table 5-183 PRU-ICSS MII_RT Timing Requirements - MII[x]_TXCLK
              3. Table 5-184 PRU-ICSS MII_RT Timing Requirements - MII_RXD[3:0], MII_RXDV, and MII_RXER
              4. Table 5-185 PRU-ICSS MII_RT Switching Characteristics - MII_TXD[3:0] and MII_TXEN
          4. 5.10.6.20.4 PRU-ICSS Universal Asynchronous Receiver Transmitter (PRU-ICSS UART)
            1. Table 5-186 Timing Requirements for PRU-ICSS UART Receive
            2. Table 5-187 Switching Characteristics Over Recommended Operating Conditions for PRU-ICSS UART Transmit
          5. 5.10.6.20.5 PRU-ICSS IOSETs
          6. 5.10.6.20.6 PRU-ICSS Manual Functional Mapping
        21. 5.10.6.21 System and Miscellaneous interfaces
      7. 5.10.7 Emulation and Debug Subsystem
        1. 5.10.7.1 JTAG
          1. 5.10.7.1.1 JTAG Electrical Data/Timing
            1. Table 5-210 Timing Requirements for IEEE 1149.1 JTAG
            2. Table 5-211 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG
            3. Table 5-212 Timing Requirements for IEEE 1149.1 JTAG With RTCK
            4. Table 5-213 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG With RTCK
        2. 5.10.7.2 TPIU
          1. 5.10.7.2.1 TPIU PLL DDR Mode
  6. 6Detailed Description
    1. 6.1 Overview
    2. 6.2 Processor Subsystems
      1. 6.2.1 MPU
      2. 6.2.2 DSP Subsystem
      3. 6.2.3 IPU
      4. 6.2.4 Interrupt Controller
      5. 6.2.5 VPE
    3. 6.3 Accelerators and Coprocessors
      1. 6.3.1 IVA
      2. 6.3.2 GPU
      3. 6.3.3 PRU-ICSS
      4. 6.3.4 EVE
    4. 6.4 Other Subsystems
      1. 6.4.1 Memory Subsystem
        1. 6.4.1.1 EMIF
        2. 6.4.1.2 GPMC
        3. 6.4.1.3 ELM
        4. 6.4.1.4 OCMC
        5. 6.4.1.5 Interprocessor Communication
          1. 6.4.1.5.1 Mailbox
          2. 6.4.1.5.2 Spinlock
      2. 6.4.2 EDMA
      3. 6.4.3 Peripherals
        1. 6.4.3.1  VIP
        2. 6.4.3.2  DSS
        3. 6.4.3.3  Timers
        4. 6.4.3.4  I2C
        5. 6.4.3.5  HDQ1W
        6. 6.4.3.6  UART
          1. 6.4.3.6.1 UART Features
          2. 6.4.3.6.2 IrDA Features
          3. 6.4.3.6.3 CIR Features
        7. 6.4.3.7  McSPI
        8. 6.4.3.8  QSPI
        9. 6.4.3.9  McASP
        10. 6.4.3.10 USB
        11. 6.4.3.11 SATA
        12. 6.4.3.12 PCIe
        13. 6.4.3.13 CAN
          1. 6.4.3.13.1 DCAN
          2. 6.4.3.13.2 MCAN-FD
        14. 6.4.3.14 GMAC_SW
        15. 6.4.3.15 eMMC/SD/SDIO
        16. 6.4.3.16 GPIO
        17. 6.4.3.17 ePWM
        18. 6.4.3.18 eCAP
        19. 6.4.3.19 eQEP
      4. 6.4.4 On-Chip Debug
    5. 6.5 Identification
      1. 6.5.1 Revision Identification
      2. 6.5.2 Die Identification
      3. 6.5.3 JTAG Identification
      4. 6.5.4 ROM Code Identification
    6. 6.6 Boot Modes
      1. 6.6.1 Boot Mode List
      2. 6.6.2 Boot Mode Pin Usage
        1. 6.6.2.1 GPMC Configuration for XIP/NAND
        2. 6.6.2.2 System Clock Speed Selection
        3. 6.6.2.3 QSPI Redundant SBL Images Offset
      3. 6.6.3 Boot Mode Selection
        1. 6.6.3.1 Booting Device Order Selection
  7. 7Applications, Implementation, and Layout
    1. 7.1 Power Supply Mapping
    2. 7.2 DDR3 Board Design and Layout Guidelines
      1. 7.2.1 DDR3 General Board Layout Guidelines
      2. 7.2.2 DDR3 Board Design and Layout Guidelines
        1. 7.2.2.1  Board Designs
        2. 7.2.2.2  DDR3 EMIFs
        3. 7.2.2.3  DDR3 Device Combinations
        4. 7.2.2.4  DDR3 Interface Schematic
          1. 7.2.2.4.1 32-Bit DDR3 Interface
          2. 7.2.2.4.2 16-Bit DDR3 Interface
        5. 7.2.2.5  Compatible JEDEC DDR3 Devices
        6. 7.2.2.6  PCB Stackup
        7. 7.2.2.7  Placement
        8. 7.2.2.8  DDR3 Keepout Region
        9. 7.2.2.9  Bulk Bypass Capacitors
        10. 7.2.2.10 High Speed Bypass Capacitors
          1. 7.2.2.10.1 Return Current Bypass Capacitors
        11. 7.2.2.11 Net Classes
        12. 7.2.2.12 DDR3 Signal Termination
        13. 7.2.2.13 VREF_DDR Routing
        14. 7.2.2.14 VTT
        15. 7.2.2.15 CK and ADDR_CTRL Topologies and Routing Definition
          1. 7.2.2.15.1 Four DDR3 Devices
            1. 7.2.2.15.1.1 CK and ADDR_CTRL Topologies, Four DDR3 Devices
            2. 7.2.2.15.1.2 CK and ADDR_CTRL Routing, Four DDR3 Devices
          2. 7.2.2.15.2 Two DDR3 Devices
            1. 7.2.2.15.2.1 CK and ADDR_CTRL Topologies, Two DDR3 Devices
            2. 7.2.2.15.2.2 CK and ADDR_CTRL Routing, Two DDR3 Devices
          3. 7.2.2.15.3 One DDR3 Device
            1. 7.2.2.15.3.1 CK and ADDR_CTRL Topologies, One DDR3 Device
            2. 7.2.2.15.3.2 CK and ADDR/CTRL Routing, One DDR3 Device
        16. 7.2.2.16 Data Topologies and Routing Definition
          1. 7.2.2.16.1 DQS and DQ/DM Topologies, Any Number of Allowed DDR3 Devices
          2. 7.2.2.16.2 DQS and DQ/DM Routing, Any Number of Allowed DDR3 Devices
        17. 7.2.2.17 Routing Specification
          1. 7.2.2.17.1 CK and ADDR_CTRL Routing Specification
          2. 7.2.2.17.2 DQS and DQ Routing Specification
    3. 7.3 High Speed Differential Signal Routing Guidance
    4. 7.4 Power Distribution Network Implementation Guidance
    5. 7.5 Thermal Solution Guidance
    6. 7.6 Single-Ended Interfaces
      1. 7.6.1 General Routing Guidelines
      2. 7.6.2 QSPI Board Design and Layout Guidelines
    7. 7.7 LJCB_REFN/P Connections
    8. 7.8 Clock Routing Guidelines
      1. 7.8.1 32-kHz Oscillator Routing
      2. 7.8.2 Oscillator Ground Connection
  8. 8Device and Documentation Support
    1. 8.1 Device Nomenclature
      1. 8.1.1 Standard Package Symbolization
      2. 8.1.2 Device Naming Convention
    2. 8.2 Tools and Software
    3. 8.3 Documentation Support
    4. 8.4 Related Links
    5. 8.5 Support Resources
    6. 8.6 Trademarks
    7. 8.7 Electrostatic Discharge Caution
    8. 8.8 Glossary
  9. 9Mechanical, Packaging, and Orderable Information
    1. 9.1 Packaging Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • ABZ|760
サーマルパッド・メカニカル・データ
発注情報

5.10.6.20.6 PRU-ICSS Manual Functional Mapping

NOTE

To configure the desired manual IO timing mode the user must follow the steps described in Manual IO Timing Modes section in the device TRM.

The associated registers to configure are listed in the CFG REGISTER column. For more information, see Control Module chapter in the device TRM.

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU0 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-192, Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Output mode for a definition of the Manual modes.

Table 5-192 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-192 Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Output mode

BALL BALL NAME PR1_PRU0_DIR_OUT_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
AG3 vin1a_d10 0 600 CFG_VIN1A_D10_OUT pr1_pru0_gpo7
AG5 vin1a_d11 0 0 CFG_VIN1A_D11_OUT pr1_pru0_gpo8
AF2 vin1a_d12 0 2400 CFG_VIN1A_D12_OUT pr1_pru0_gpo9
AF6 vin1a_d13 0 200 CFG_VIN1A_D13_OUT pr1_pru0_gpo10
AF3 vin1a_d14 0 900 CFG_VIN1A_D14_OUT pr1_pru0_gpo11
AF4 vin1a_d15 0 0 CFG_VIN1A_D15_OUT pr1_pru0_gpo12
AF1 vin1a_d16 0 100 CFG_VIN1A_D16_OUT pr1_pru0_gpo13
AE3 vin1a_d17 0 300 CFG_VIN1A_D17_OUT pr1_pru0_gpo14
AE5 vin1a_d18 0 0 CFG_VIN1A_D18_OUT pr1_pru0_gpo15
AE1 vin1a_d19 0 400 CFG_VIN1A_D19_OUT pr1_pru0_gpo16
AE2 vin1a_d20 0 300 CFG_VIN1A_D20_OUT pr1_pru0_gpo17
AE6 vin1a_d21 0 500 CFG_VIN1A_D21_OUT pr1_pru0_gpo18
AD2 vin1a_d22 0 0 CFG_VIN1A_D22_OUT pr1_pru0_gpo19
AD3 vin1a_d23 0 500 CFG_VIN1A_D23_OUT pr1_pru0_gpo20
AH6 vin1a_d3 0 1400 CFG_VIN1A_D3_OUT pr1_pru0_gpo0
AH3 vin1a_d4 0 2600 CFG_VIN1A_D4_OUT pr1_pru0_gpo1
AH5 vin1a_d5 0 0 CFG_VIN1A_D5_OUT pr1_pru0_gpo2
AG6 vin1a_d6 0 0 CFG_VIN1A_D6_OUT pr1_pru0_gpo3
AH4 vin1a_d7 0 0 CFG_VIN1A_D7_OUT pr1_pru0_gpo4
AG4 vin1a_d8 0 0 CFG_VIN1A_D8_OUT pr1_pru0_gpo5
AG2 vin1a_d9 0 300 CFG_VIN1A_D9_OUT pr1_pru0_gpo6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU1 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-193, Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Output mode for a definition of the Manual modes.

Table 5-193 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-193 Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Output mode

BALL BALL NAME PR1_PRU1_DIR_OUT_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
D3 vin2a_d10 0 300 CFG_VIN2A_D10_OUT pr1_pru1_gpo7
F6 vin2a_d11 0 800 CFG_VIN2A_D11_OUT pr1_pru1_gpo8
D5 vin2a_d12 0 1800 CFG_VIN2A_D12_OUT pr1_pru1_gpo9
C2 vin2a_d13 0 1600 CFG_VIN2A_D13_OUT pr1_pru1_gpo10
C3 vin2a_d14 0 1400 CFG_VIN2A_D14_OUT pr1_pru1_gpo11
C4 vin2a_d15 0 1300 CFG_VIN2A_D15_OUT pr1_pru1_gpo12
B2 vin2a_d16 0 1100 CFG_VIN2A_D16_OUT pr1_pru1_gpo13
D6 vin2a_d17 0 1400 CFG_VIN2A_D17_OUT pr1_pru1_gpo14
C5 vin2a_d18 0 200 CFG_VIN2A_D18_OUT pr1_pru1_gpo15
A3 vin2a_d19 0 600 CFG_VIN2A_D19_OUT pr1_pru1_gpo16
B3 vin2a_d20 0 200 CFG_VIN2A_D20_OUT pr1_pru1_gpo17
B4 vin2a_d21 0 0 CFG_VIN2A_D21_OUT pr1_pru1_gpo18
B5 vin2a_d22 0 0 CFG_VIN2A_D22_OUT pr1_pru1_gpo19
A4 vin2a_d23 0 0 CFG_VIN2A_D23_OUT pr1_pru1_gpo20
E2 vin2a_d3 0 1700 CFG_VIN2A_D3_OUT pr1_pru1_gpo0
D2 vin2a_d4 0 2800 CFG_VIN2A_D4_OUT pr1_pru1_gpo1
F4 vin2a_d5 0 200 CFG_VIN2A_D5_OUT pr1_pru1_gpo2
C1 vin2a_d6 0 1100 CFG_VIN2A_D6_OUT pr1_pru1_gpo3
E4 vin2a_d7 0 1200 CFG_VIN2A_D7_OUT pr1_pru1_gpo4
F5 vin2a_d8 0 1100 CFG_VIN2A_D8_OUT pr1_pru1_gpo5
E6 vin2a_d9 0 700 CFG_VIN2A_D9_OUT pr1_pru1_gpo6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU0 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-194, Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Input mode for a definition of the Manual modes.

Table 5-194 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-194 Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Input mode

BALL BALL NAME PR1_PRU0_DIR_IN_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
AG3 vin1a_d10 0 500 CFG_VIN1A_D10_IN pr1_pru0_gpi7
AG5 vin1a_d11 0 0 CFG_VIN1A_D11_IN pr1_pru0_gpi8
AF2 vin1a_d12 0 800 CFG_VIN1A_D12_IN pr1_pru0_gpi9
AF6 vin1a_d13 0 300 CFG_VIN1A_D13_IN pr1_pru0_gpi10
AF3 vin1a_d14 0 600 CFG_VIN1A_D14_IN pr1_pru0_gpi11
AF4 vin1a_d15 0 1100 CFG_VIN1A_D15_IN pr1_pru0_gpi12
AF1 vin1a_d16 0 800 CFG_VIN1A_D16_IN pr1_pru0_gpi13
AE3 vin1a_d17 0 1000 CFG_VIN1A_D17_IN pr1_pru0_gpi14
AE5 vin1a_d18 0 1100 CFG_VIN1A_D18_IN pr1_pru0_gpi15
AE1 vin1a_d19 0 2500 CFG_VIN1A_D19_IN pr1_pru0_gpi16
AE2 vin1a_d20 0 900 CFG_VIN1A_D20_IN pr1_pru0_gpi17
AE6 vin1a_d21 0 800 CFG_VIN1A_D21_IN pr1_pru0_gpi18
AD2 vin1a_d22 0 900 CFG_VIN1A_D22_IN pr1_pru0_gpi19
AD3 vin1a_d23 0 500 CFG_VIN1A_D23_IN pr1_pru0_gpi20
AH6 vin1a_d3 0 500 CFG_VIN1A_D3_IN pr1_pru0_gpi0
AH3 vin1a_d4 0 0 CFG_VIN1A_D4_IN pr1_pru0_gpi1
AH5 vin1a_d5 0 900 CFG_VIN1A_D5_IN pr1_pru0_gpi2
AG6 vin1a_d6 0 400 CFG_VIN1A_D6_IN pr1_pru0_gpi3
AH4 vin1a_d7 0 500 CFG_VIN1A_D7_IN pr1_pru0_gpi4
AG4 vin1a_d8 0 0 CFG_VIN1A_D8_IN pr1_pru0_gpi5
AG2 vin1a_d9 0 600 CFG_VIN1A_D9_IN pr1_pru0_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU1 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-195, Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Input mode for a definition of the Manual modes.

Table 5-195 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-195 Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Input mode

BALL BALL NAME PR1_PRU1_DIR_IN_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
D3 vin2a_d10 0 1600 CFG_VIN2A_D10_IN pr1_pru1_gpi7
F6 vin2a_d11 0 1000 CFG_VIN2A_D11_IN pr1_pru1_gpi8
D5 vin2a_d12 0 1400 CFG_VIN2A_D12_IN pr1_pru1_gpi9
C2 vin2a_d13 0 1000 CFG_VIN2A_D13_IN pr1_pru1_gpi10
C3 vin2a_d14 0 0 CFG_VIN2A_D14_IN pr1_pru1_gpi11
C4 vin2a_d15 0 1000 CFG_VIN2A_D15_IN pr1_pru1_gpi12
B2 vin2a_d16 0 1200 CFG_VIN2A_D16_IN pr1_pru1_gpi13
D6 vin2a_d17 0 1300 CFG_VIN2A_D17_IN pr1_pru1_gpi14
C5 vin2a_d18 0 2000 CFG_VIN2A_D18_IN pr1_pru1_gpi15
A3 vin2a_d19 0 1100 CFG_VIN2A_D19_IN pr1_pru1_gpi16
B3 vin2a_d20 0 1700 CFG_VIN2A_D20_IN pr1_pru1_gpi17
B4 vin2a_d21 0 1300 CFG_VIN2A_D21_IN pr1_pru1_gpi18
B5 vin2a_d22 0 1200 CFG_VIN2A_D22_IN pr1_pru1_gpi19
A4 vin2a_d23 0 1300 CFG_VIN2A_D23_IN pr1_pru1_gpi20
E2 vin2a_d3 0 2100 CFG_VIN2A_D3_IN pr1_pru1_gpi0
D2 vin2a_d4 0 1000 CFG_VIN2A_D4_IN pr1_pru1_gpi1
F4 vin2a_d5 0 1700 CFG_VIN2A_D5_IN pr1_pru1_gpi2
C1 vin2a_d6 0 700 CFG_VIN2A_D6_IN pr1_pru1_gpi3
E4 vin2a_d7 0 1300 CFG_VIN2A_D7_IN pr1_pru1_gpi4
F5 vin2a_d8 0 1700 CFG_VIN2A_D8_IN pr1_pru1_gpi5
E6 vin2a_d9 0 1600 CFG_VIN2A_D9_IN pr1_pru1_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU0 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-196, Manual Functions Mapping for PRU-ICSS1 PRU0 Parallel Capture mode for a definition of the Manual modes.

Table 5-196 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-196 Manual Functions Mapping for PRU-ICSS1 PRU0 Parallel Capture mode

BALL BALL NAME PR1_PRU0_PAR_CAP_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
AG3 vin1a_d10 1116 0 CFG_VIN1A_D10_IN pr1_pru0_gpi7
AG5 vin1a_d11 834 0 CFG_VIN1A_D11_IN pr1_pru0_gpi8
AF2 vin1a_d12 1186 0 CFG_VIN1A_D12_IN pr1_pru0_gpi9
AF6 vin1a_d13 1095 0 CFG_VIN1A_D13_IN pr1_pru0_gpi10
AF3 vin1a_d14 1243 0 CFG_VIN1A_D14_IN pr1_pru0_gpi11
AF4 vin1a_d15 1315 0 CFG_VIN1A_D15_IN pr1_pru0_gpi12
AF1 vin1a_d16 1190 0 CFG_VIN1A_D16_IN pr1_pru0_gpi13
AE3 vin1a_d17 1313 0 CFG_VIN1A_D17_IN pr1_pru0_gpi14
AE5 vin1a_d18 1269 0 CFG_VIN1A_D18_IN pr1_pru0_gpi15
AE1 vin1a_d19 0 0 CFG_VIN1A_D19_IN pr1_pru0_gpi16
AH6 vin1a_d3 963 0 CFG_VIN1A_D3_IN pr1_pru0_gpi0
AH3 vin1a_d4 991 0 CFG_VIN1A_D4_IN pr1_pru0_gpi1
AH5 vin1a_d5 1071 0 CFG_VIN1A_D5_IN pr1_pru0_gpi2
AG6 vin1a_d6 986 0 CFG_VIN1A_D6_IN pr1_pru0_gpi3
AH4 vin1a_d7 951 0 CFG_VIN1A_D7_IN pr1_pru0_gpi4
AG4 vin1a_d8 960 0 CFG_VIN1A_D8_IN pr1_pru0_gpi5
AG2 vin1a_d9 1269 0 CFG_VIN1A_D9_IN pr1_pru0_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS1 PRU1 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-197, Manual Functions Mapping for PRU-ICSS1 PRU1 Parallel Capture mode for a definition of the Manual modes.

Table 5-197 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-197 Manual Functions Mapping for PRU-ICSS1 PRU1 Parallel Capture mode

BALL BALL NAME PR1_PRU1_PAR_CAP_MANUAL CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
D3 vin2a_d10 2410 799 CFG_VIN2A_D10_IN pr1_pru1_gpi7
F6 vin2a_d11 2305 173 CFG_VIN2A_D11_IN pr1_pru1_gpi8
D5 vin2a_d12 2261 513 CFG_VIN2A_D12_IN pr1_pru1_gpi9
C2 vin2a_d13 2507 244 CFG_VIN2A_D13_IN pr1_pru1_gpi10
C3 vin2a_d14 1992 0 CFG_VIN2A_D14_IN pr1_pru1_gpi11
C4 vin2a_d15 2379 209 CFG_VIN2A_D15_IN pr1_pru1_gpi12
B2 vin2a_d16 2278 339 CFG_VIN2A_D16_IN pr1_pru1_gpi13
D6 vin2a_d17 2290 448 CFG_VIN2A_D17_IN pr1_pru1_gpi14
C5 vin2a_d18 2546 1185 CFG_VIN2A_D18_IN pr1_pru1_gpi15
A3 vin2a_d19 0 0 CFG_VIN2A_D19_IN pr1_pru1_gpi16
E2 vin2a_d3 2651 685 CFG_VIN2A_D3_IN pr1_pru1_gpi0
D2 vin2a_d4 2379 0 CFG_VIN2A_D4_IN pr1_pru1_gpi1
F4 vin2a_d5 2607 747 CFG_VIN2A_D5_IN pr1_pru1_gpi2
C1 vin2a_d6 2141 0 CFG_VIN2A_D6_IN pr1_pru1_gpi3
E4 vin2a_d7 2339 441 CFG_VIN2A_D7_IN pr1_pru1_gpi4
F5 vin2a_d8 2396 663 CFG_VIN2A_D8_IN pr1_pru1_gpi5
E6 vin2a_d9 2384 443 CFG_VIN2A_D9_IN pr1_pru1_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET1 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-198, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Input mode for a definition of the Manual modes.

Table 5-198 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-198 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Input mode

BALL BALL NAME PR2_PRU0_DIR_IN_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
D7 vout1_d10 0 100 CFG_VOUT1_D10_IN pr2_pru0_gpi7
D8 vout1_d11 0 756 CFG_VOUT1_D11_IN pr2_pru0_gpi8
A5 vout1_d12 0 531 CFG_VOUT1_D12_IN pr2_pru0_gpi9
C6 vout1_d13 0 180 CFG_VOUT1_D13_IN pr2_pru0_gpi10
C8 vout1_d14 0 334 CFG_VOUT1_D14_IN pr2_pru0_gpi11
C7 vout1_d15 0 1060 CFG_VOUT1_D15_IN pr2_pru0_gpi12
B7 vout1_d16 0 488 CFG_VOUT1_D16_IN pr2_pru0_gpi13
B8 vout1_d17 0 400 CFG_VOUT1_D17_IN pr2_pru0_gpi14
A7 vout1_d18 0 254 CFG_VOUT1_D18_IN pr2_pru0_gpi15
A8 vout1_d19 0 500 CFG_VOUT1_D19_IN pr2_pru0_gpi16
C9 vout1_d20 0 716 CFG_VOUT1_D20_IN pr2_pru0_gpi17
A9 vout1_d21 0 400 CFG_VOUT1_D21_IN pr2_pru0_gpi18
B9 vout1_d22 0 404 CFG_VOUT1_D22_IN pr2_pru0_gpi19
A10 vout1_d23 0 290 CFG_VOUT1_D23_IN pr2_pru0_gpi20
G11 vout1_d3 0 226 CFG_VOUT1_D3_IN pr2_pru0_gpi0
E9 vout1_d4 0 0 CFG_VOUT1_D4_IN pr2_pru0_gpi1
F9 vout1_d5 0 365 CFG_VOUT1_D5_IN pr2_pru0_gpi2
F8 vout1_d6 0 0 CFG_VOUT1_D6_IN pr2_pru0_gpi3
E7 vout1_d7 0 218 CFG_VOUT1_D7_IN pr2_pru0_gpi4
E8 vout1_d8 0 400 CFG_VOUT1_D8_IN pr2_pru0_gpi5
D9 vout1_d9 0 500 CFG_VOUT1_D9_IN pr2_pru0_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET2 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-199, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Input mode for a definition of the Manual modes.

Table 5-199 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-199 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Input mode

BALL BALL NAME PR2_PRU0_DIR_IN_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
AC5 gpio6_10 1000 4200 CFG_GPIO6_10_IN pr2_pru0_gpi0
AB4 gpio6_11 1000 4400 CFG_GPIO6_11_IN pr2_pru0_gpi1
F14 mcasp1_axr15 0 1300 CFG_MCASP1_AXR15_IN pr2_pru0_gpi20
A19 mcasp2_aclkx 0 700 CFG_MCASP2_ACLKX_IN pr2_pru0_gpi18
C15 mcasp2_axr2 0 1800 CFG_MCASP2_AXR2_IN pr2_pru0_gpi16
A16 mcasp2_axr3 0 1400 CFG_MCASP2_AXR3_IN pr2_pru0_gpi17
A18 mcasp2_fsx 0 900 CFG_MCASP2_FSX_IN pr2_pru0_gpi19
B18 mcasp3_aclkx 0 0 CFG_MCASP3_ACLKX_IN pr2_pru0_gpi12
B19 mcasp3_axr0 0 1200 CFG_MCASP3_AXR0_IN pr2_pru0_gpi14
C17 mcasp3_axr1 0 1200 CFG_MCASP3_AXR1_IN pr2_pru0_gpi15
F15 mcasp3_fsx 0 1400 CFG_MCASP3_FSX_IN pr2_pru0_gpi13
AD4 mmc3_clk 1000 4400 CFG_MMC3_CLK_IN pr2_pru0_gpi2
AC4 mmc3_cmd 1000 4100 CFG_MMC3_CMD_IN pr2_pru0_gpi3
AC7 mmc3_dat0 1000 4200 CFG_MMC3_DAT0_IN pr2_pru0_gpi4
AC6 mmc3_dat1 1000 4500 CFG_MMC3_DAT1_IN pr2_pru0_gpi5
AC9 mmc3_dat2 1000 4200 CFG_MMC3_DAT2_IN pr2_pru0_gpi6
AC3 mmc3_dat3 1000 4500 CFG_MMC3_DAT3_IN pr2_pru0_gpi7
AC8 mmc3_dat4 1000 3800 CFG_MMC3_DAT4_IN pr2_pru0_gpi8
AD6 mmc3_dat5 1000 4300 CFG_MMC3_DAT5_IN pr2_pru0_gpi9
AB8 mmc3_dat6 1000 4200 CFG_MMC3_DAT6_IN pr2_pru0_gpi10
AB5 mmc3_dat7 1000 3700 CFG_MMC3_DAT7_IN pr2_pru0_gpi11

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET1 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-200, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Output mode for a definition of the Manual modes.

Table 5-200 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-200 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Output mode

BALL BALL NAME PR2_PRU0_DIR_OUT_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
D7 vout1_d10 0 0 CFG_VOUT1_D10_OUT pr2_pru0_gpo7
D8 vout1_d11 0 500 CFG_VOUT1_D11_OUT pr2_pru0_gpo8
A5 vout1_d12 0 1600 CFG_VOUT1_D12_OUT pr2_pru0_gpo9
C6 vout1_d13 0 250 CFG_VOUT1_D13_OUT pr2_pru0_gpo10
C8 vout1_d14 0 300 CFG_VOUT1_D14_OUT pr2_pru0_gpo11
C7 vout1_d15 0 300 CFG_VOUT1_D15_OUT pr2_pru0_gpo12
B7 vout1_d16 0 0 CFG_VOUT1_D16_OUT pr2_pru0_gpo13
B8 vout1_d17 0 100 CFG_VOUT1_D17_OUT pr2_pru0_gpo14
A7 vout1_d18 0 500 CFG_VOUT1_D18_OUT pr2_pru0_gpo15
A8 vout1_d19 0 500 CFG_VOUT1_D19_OUT pr2_pru0_gpo16
C9 vout1_d20 0 700 CFG_VOUT1_D20_OUT pr2_pru0_gpo17
A9 vout1_d21 0 500 CFG_VOUT1_D21_OUT pr2_pru0_gpo18
B9 vout1_d22 0 100 CFG_VOUT1_D22_OUT pr2_pru0_gpo19
A10 vout1_d23 0 100 CFG_VOUT1_D23_OUT pr2_pru0_gpo20
G11 vout1_d3 0 800 CFG_VOUT1_D3_OUT pr2_pru0_gpo0
E9 vout1_d4 0 2000 CFG_VOUT1_D4_OUT pr2_pru0_gpo1
F9 vout1_d5 0 550 CFG_VOUT1_D5_OUT pr2_pru0_gpo2
F8 vout1_d6 0 600 CFG_VOUT1_D6_OUT pr2_pru0_gpo3
E7 vout1_d7 0 400 CFG_VOUT1_D7_OUT pr2_pru0_gpo4
E8 vout1_d8 0 100 CFG_VOUT1_D8_OUT pr2_pru0_gpo5
D9 vout1_d9 0 500 CFG_VOUT1_D9_OUT pr2_pru0_gpo6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET2 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-201, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Output mode for a definition of the Manual modes.

Table 5-201 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-201 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Output mode

BALL BALL NAME PR2_PRU0_DIR_OUT_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
AC5 gpio6_10 1000 3800 CFG_GPIO6_10_OUT pr2_pru0_gpo0
AB4 gpio6_11 1000 4400 CFG_GPIO6_11_OUT pr2_pru0_gpo1
F14 mcasp1_axr15 0 1300 CFG_MCASP1_AXR15_OUT pr2_pru0_gpo20
A19 mcasp2_aclkx 0 2500 CFG_MCASP2_ACLKX_OUT pr2_pru0_gpo18
C15 mcasp2_axr2 0 1800 CFG_MCASP2_AXR2_OUT pr2_pru0_gpo16
A16 mcasp2_axr3 0 1200 CFG_MCASP2_AXR3_OUT pr2_pru0_gpo17
A18 mcasp2_fsx 0 0 CFG_MCASP2_FSX_OUT pr2_pru0_gpo19
B18 mcasp3_aclkx 0 2300 CFG_MCASP3_ACLKX_OUT pr2_pru0_gpo12
B19 mcasp3_axr0 0 300 CFG_MCASP3_AXR0_OUT pr2_pru0_gpo14
C17 mcasp3_axr1 0 400 CFG_MCASP3_AXR1_OUT pr2_pru0_gpo15
F15 mcasp3_fsx 0 400 CFG_MCASP3_FSX_OUT pr2_pru0_gpo13
AD4 mmc3_clk 1000 4100 CFG_MMC3_CLK_OUT pr2_pru0_gpo2
AC4 mmc3_cmd 1000 4200 CFG_MMC3_CMD_OUT pr2_pru0_gpo3
AC7 mmc3_dat0 1000 3400 CFG_MMC3_DAT0_OUT pr2_pru0_gpo4
AC6 mmc3_dat1 1000 3600 CFG_MMC3_DAT1_OUT pr2_pru0_gpo5
AC9 mmc3_dat2 1000 3900 CFG_MMC3_DAT2_OUT pr2_pru0_gpo6
AC3 mmc3_dat3 1000 3700 CFG_MMC3_DAT3_OUT pr2_pru0_gpo7
AC8 mmc3_dat4 1000 4400 CFG_MMC3_DAT4_OUT pr2_pru0_gpo8
AD6 mmc3_dat5 1000 4600 CFG_MMC3_DAT5_OUT pr2_pru0_gpo9
AB8 mmc3_dat6 1000 4200 CFG_MMC3_DAT6_OUT pr2_pru0_gpo10
AB5 mmc3_dat7 1000 4000 CFG_MMC3_DAT7_OUT pr2_pru0_gpo11

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET1 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-202, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Input mode for a definition of the Manual modes.

Table 5-202 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-202 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Input mode

BALL BALL NAME PR2_PRU1_DIR_IN_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
U3 RMII_MHZ_50_CLK 0 2500 CFG_RMII_MHZ_50_CLK_IN pr2_pru1_gpi2
U4 mdio_d 0 3000 CFG_MDIO_D_IN pr2_pru1_gpi1
V1 mdio_mclk 0 2422 CFG_MDIO_MCLK_IN pr2_pru1_gpi0
U5 rgmii0_rxc 0 1904 CFG_RGMII0_RXC_IN pr2_pru1_gpi11
V5 rgmii0_rxctl 0 3000 CFG_RGMII0_RXCTL_IN pr2_pru1_gpi12
W2 rgmii0_rxd0 0 2800 CFG_RGMII0_RXD0_IN pr2_pru1_gpi16
Y2 rgmii0_rxd1 0 3100 CFG_RGMII0_RXD1_IN pr2_pru1_gpi15
V3 rgmii0_rxd2 0 2800 CFG_RGMII0_RXD2_IN pr2_pru1_gpi14
V4 rgmii0_rxd3 0 3100 CFG_RGMII0_RXD3_IN pr2_pru1_gpi13
W9 rgmii0_txc 0 2488 CFG_RGMII0_TXC_IN pr2_pru1_gpi5
V9 rgmii0_txctl 0 2263 CFG_RGMII0_TXCTL_IN pr2_pru1_gpi6
U6 rgmii0_txd0 0 2292 CFG_RGMII0_TXD0_IN pr2_pru1_gpi10
V6 rgmii0_txd1 0 2900 CFG_RGMII0_TXD1_IN pr2_pru1_gpi9
U7 rgmii0_txd2 0 2600 CFG_RGMII0_TXD2_IN pr2_pru1_gpi8
V7 rgmii0_txd3 0 2600 CFG_RGMII0_TXD3_IN pr2_pru1_gpi7
V2 uart3_rxd 0 1900 CFG_UART3_RXD_IN pr2_pru1_gpi3
Y1 uart3_txd 0 1900 CFG_UART3_TXD_IN pr2_pru1_gpi4
F11 vout1_d0 0 1300 CFG_VOUT1_D0_IN pr2_pru1_gpi18
G10 vout1_d1 0 1300 CFG_VOUT1_D1_IN pr2_pru1_gpi19
F10 vout1_d2 0 1100 CFG_VOUT1_D2_IN pr2_pru1_gpi20
E11 vout1_vsync 0 0 CFG_VOUT1_VSYNC_IN pr2_pru1_gpi17

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET2 Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-203, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Input mode for a definition of the Manual modes.

Table 5-203 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-203 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Input mode

BALL BALL NAME PR2_PRU1_DIR_IN_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
C14 mcasp1_aclkx 0 900 CFG_MCASP1_ACLKX_IN pr2_pru1_gpi7
G12 mcasp1_axr0 0 1900 CFG_MCASP1_AXR0_IN pr2_pru1_gpi8
F12 mcasp1_axr1 0 1250 CFG_MCASP1_AXR1_IN pr2_pru1_gpi9
B13 mcasp1_axr10 0 1600 CFG_MCASP1_AXR10_IN pr2_pru1_gpi12
A12 mcasp1_axr11 0 1700 CFG_MCASP1_AXR11_IN pr2_pru1_gpi13
E14 mcasp1_axr12 0 1000 CFG_MCASP1_AXR12_IN pr2_pru1_gpi14
A13 mcasp1_axr13 0 1300 CFG_MCASP1_AXR13_IN pr2_pru1_gpi15
G14 mcasp1_axr14 0 1200 CFG_MCASP1_AXR14_IN pr2_pru1_gpi16
B12 mcasp1_axr8 0 1450 CFG_MCASP1_AXR8_IN pr2_pru1_gpi10
A11 mcasp1_axr9 0 1600 CFG_MCASP1_AXR9_IN pr2_pru1_gpi11
D17 mcasp4_axr1 0 1600 CFG_MCASP4_AXR1_IN pr2_pru1_gpi0
AA3 mcasp5_aclkx 800 3900 CFG_MCASP5_ACLKX_IN pr2_pru1_gpi1
AB3 mcasp5_axr0 1100 4200 CFG_MCASP5_AXR0_IN pr2_pru1_gpi3
AA4 mcasp5_axr1 1200 4200 CFG_MCASP5_AXR1_IN pr2_pru1_gpi4
AB9 mcasp5_fsx 1000 3800 CFG_MCASP5_FSX_IN pr2_pru1_gpi2
F11 vout1_d0 0 0 CFG_VOUT1_D0_IN pr2_pru1_gpi18
G10 vout1_d1 0 0 CFG_VOUT1_D1_IN pr2_pru1_gpi19
F10 vout1_d2 0 0 CFG_VOUT1_D2_IN pr2_pru1_gpi20
E11 vout1_vsync 0 0 CFG_VOUT1_VSYNC_IN pr2_pru1_gpi17
D18 xref_clk0 0 0 CFG_XREF_CLK0_IN pr2_pru1_gpi5
E17 xref_clk1 0 750 CFG_XREF_CLK1_IN pr2_pru1_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET1 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-204, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Output mode for a definition of the Manual modes.

Table 5-204 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-204 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Output mode

BALL BALL NAME PR2_PRU1_DIR_OUT_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
U3 RMII_MHZ_50_CLK 0 2600 CFG_RMII_MHZ_50_CLK_OUT pr2_pru1_gpo2
U4 mdio_d 0 3600 CFG_MDIO_D_OUT pr2_pru1_gpo1
V1 mdio_mclk 0 3000 CFG_MDIO_MCLK_OUT pr2_pru1_gpo0
U5 rgmii0_rxc 0 2700 CFG_RGMII0_RXC_OUT pr2_pru1_gpo11
V5 rgmii0_rxctl 0 2800 CFG_RGMII0_RXCTL_OUT pr2_pru1_gpo12
W2 rgmii0_rxd0 0 2800 CFG_RGMII0_RXD0_OUT pr2_pru1_gpo16
Y2 rgmii0_rxd1 0 2600 CFG_RGMII0_RXD1_OUT pr2_pru1_gpo15
V3 rgmii0_rxd2 0 2800 CFG_RGMII0_RXD2_OUT pr2_pru1_gpo14
V4 rgmii0_rxd3 0 2700 CFG_RGMII0_RXD3_OUT pr2_pru1_gpo13
W9 rgmii0_txc 0 3500 CFG_RGMII0_TXC_OUT pr2_pru1_gpo5
V9 rgmii0_txctl 0 2700 CFG_RGMII0_TXCTL_OUT pr2_pru1_gpo6
U6 rgmii0_txd0 0 3200 CFG_RGMII0_TXD0_OUT pr2_pru1_gpo10
V6 rgmii0_txd1 0 2700 CFG_RGMII0_TXD1_OUT pr2_pru1_gpo9
U7 rgmii0_txd2 0 3100 CFG_RGMII0_TXD2_OUT pr2_pru1_gpo8
V7 rgmii0_txd3 0 3200 CFG_RGMII0_TXD3_OUT pr2_pru1_gpo7
V2 uart3_rxd 0 3400 CFG_UART3_RXD_OUT pr2_pru1_gpo3
Y1 uart3_txd 0 2700 CFG_UART3_TXD_OUT pr2_pru1_gpo4
F11 vout1_d0 0 600 CFG_VOUT1_D0_OUT pr2_pru1_gpo18
G10 vout1_d1 0 0 CFG_VOUT1_D1_OUT pr2_pru1_gpo19
F10 vout1_d2 0 200 CFG_VOUT1_D2_OUT pr2_pru1_gpo20
E11 vout1_vsync 0 1200 CFG_VOUT1_VSYNC_OUT pr2_pru1_gpo17

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET2 Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-205, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Output mode for a definition of the Manual modes.

Table 5-205 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-205 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Output mode

BALL BALL NAME PR2_PRU1_DIR_OUT_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 13
C14 mcasp1_aclkx 0 1800 CFG_MCASP1_ACLKX_OUT pr2_pru1_gpo7
G12 mcasp1_axr0 0 1000 CFG_MCASP1_AXR0_OUT pr2_pru1_gpo8
F12 mcasp1_axr1 0 1400 CFG_MCASP1_AXR1_OUT pr2_pru1_gpo9
B13 mcasp1_axr10 0 2300 CFG_MCASP1_AXR10_OUT pr2_pru1_gpo12
A12 mcasp1_axr11 0 900 CFG_MCASP1_AXR11_OUT pr2_pru1_gpo13
E14 mcasp1_axr12 0 1000 CFG_MCASP1_AXR12_OUT pr2_pru1_gpo14
A13 mcasp1_axr13 0 1500 CFG_MCASP1_AXR13_OUT pr2_pru1_gpo15
G14 mcasp1_axr14 0 2000 CFG_MCASP1_AXR14_OUT pr2_pru1_gpo16
B12 mcasp1_axr8 0 2000 CFG_MCASP1_AXR8_OUT pr2_pru1_gpo10
A11 mcasp1_axr9 0 800 CFG_MCASP1_AXR9_OUT pr2_pru1_gpo11
D17 mcasp4_axr1 0 0 CFG_MCASP4_AXR1_OUT pr2_pru1_gpo0
AA3 mcasp5_aclkx 1000 3900 CFG_MCASP5_ACLKX_OUT pr2_pru1_gpo1
AB3 mcasp5_axr0 1000 3500 CFG_MCASP5_AXR0_OUT pr2_pru1_gpo3
AA4 mcasp5_axr1 1000 2600 CFG_MCASP5_AXR1_OUT pr2_pru1_gpo4
AB9 mcasp5_fsx 1000 2800 CFG_MCASP5_FSX_OUT pr2_pru1_gpo2
F11 vout1_d0 0 0 CFG_VOUT1_D0_OUT pr2_pru1_gpo18
G10 vout1_d1 0 0 CFG_VOUT1_D1_OUT pr2_pru1_gpo19
F10 vout1_d2 0 0 CFG_VOUT1_D2_OUT pr2_pru1_gpo20
E11 vout1_vsync 0 0 CFG_VOUT1_VSYNC_OUT pr2_pru1_gpo17
D18 xref_clk0 0 1600 CFG_XREF_CLK0_OUT pr2_pru1_gpo5
E17 xref_clk1 0 1200 CFG_XREF_CLK1_OUT pr2_pru1_gpo6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET1 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-206, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Parallel Capture mode for a definition of the Manual modes.

Table 5-206 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-206 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Parallel Capture mode

BALL BALL NAME PR2_PRU0_PAR_CAP_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
D7 vout1_d10 2072 0 CFG_VOUT1_D10_IN pr2_pru0_gpi7
D8 vout1_d11 2201 0 CFG_VOUT1_D11_IN pr2_pru0_gpi8
A5 vout1_d12 2088 0 CFG_VOUT1_D12_IN pr2_pru0_gpi9
C6 vout1_d13 2047 0 CFG_VOUT1_D13_IN pr2_pru0_gpi10
C8 vout1_d14 1865 0 CFG_VOUT1_D14_IN pr2_pru0_gpi11
C7 vout1_d15 2338 0 CFG_VOUT1_D15_IN pr2_pru0_gpi12
B7 vout1_d16 2011 0 CFG_VOUT1_D16_IN pr2_pru0_gpi13
B8 vout1_d17 2353 0 CFG_VOUT1_D17_IN pr2_pru0_gpi14
A7 vout1_d18 1814 0 CFG_VOUT1_D18_IN pr2_pru0_gpi15
A8 vout1_d19 0 0 CFG_VOUT1_D19_IN pr2_pru0_gpi16
G11 vout1_d3 2181 0 CFG_VOUT1_D3_IN pr2_pru0_gpi0
E9 vout1_d4 1842 0 CFG_VOUT1_D4_IN pr2_pru0_gpi1
F9 vout1_d5 1850 0 CFG_VOUT1_D5_IN pr2_pru0_gpi2
F8 vout1_d6 1873 0 CFG_VOUT1_D6_IN pr2_pru0_gpi3
E7 vout1_d7 1878 0 CFG_VOUT1_D7_IN pr2_pru0_gpi4
E8 vout1_d8 2342 0 CFG_VOUT1_D8_IN pr2_pru0_gpi5
D9 vout1_d9 2423 0 CFG_VOUT1_D9_IN pr2_pru0_gpi6

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU0 IOSET2 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-207, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Parallel Capture mode for a definition of the Manual modes.

Table 5-207 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-207 Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Parallel Capture mode

BALL BALL NAME PR2_PRU0_PAR_CAP_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
AC5 gpio6_10 4358 1843 CFG_GPIO6_10_IN pr2_pru0_gpi0
AB4 gpio6_11 4322 1888 CFG_GPIO6_11_IN pr2_pru0_gpi1
C15 mcasp2_axr2 0 0 CFG_MCASP2_AXR2_IN pr2_pru0_gpi16
B18 mcasp3_aclkx 973 0 CFG_MCASP3_ACLKX_IN pr2_pru0_gpi12
B19 mcasp3_axr0 1996 0 CFG_MCASP3_AXR0_IN pr2_pru0_gpi14
C17 mcasp3_axr1 2352 0 CFG_MCASP3_AXR1_IN pr2_pru0_gpi15
F15 mcasp3_fsx 2251 0 CFG_MCASP3_FSX_IN pr2_pru0_gpi13
AD4 mmc3_clk 4401 1940 CFG_MMC3_CLK_IN pr2_pru0_gpi2
AC4 mmc3_cmd 4360 1772 CFG_MMC3_CMD_IN pr2_pru0_gpi3
AC7 mmc3_dat0 4307 1751 CFG_MMC3_DAT0_IN pr2_pru0_gpi4
AC6 mmc3_dat1 4204 2185 CFG_MMC3_DAT1_IN pr2_pru0_gpi5
AC9 mmc3_dat2 4311 1810 CFG_MMC3_DAT2_IN pr2_pru0_gpi6
AC3 mmc3_dat3 4298 2167 CFG_MMC3_DAT3_IN pr2_pru0_gpi7
AC8 mmc3_dat4 4374 1487 CFG_MMC3_DAT4_IN pr2_pru0_gpi8
AD6 mmc3_dat5 4295 1926 CFG_MMC3_DAT5_IN pr2_pru0_gpi9
AB8 mmc3_dat6 4339 1802 CFG_MMC3_DAT6_IN pr2_pru0_gpi10
AB5 mmc3_dat7 4361 1278 CFG_MMC3_DAT7_IN pr2_pru0_gpi11

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET1 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-208, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Parallel Capture mode for a definition of the Manual modes.

Table 5-207 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-208 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Parallel Capture mode

BALL BALL NAME PR2_PRU1_PAR_CAP_MANUAL1 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
U3 RMII_MHZ_50_CLK 1814 0 CFG_RMII_MHZ_50_CLK_IN pr2_pru1_gpi2
U5 rgmii0_rxc 1387 0 CFG_RGMII0_RXC_IN pr2_pru1_gpi11
V5 rgmii0_rxctl 2154 0 CFG_RGMII0_RXCTL_IN pr2_pru1_gpi12
W2 rgmii0_rxd0 0 0 CFG_RGMII0_RXD0_IN pr2_pru1_gpi16
Y2 rgmii0_rxd1 1812 0 CFG_RGMII0_RXD1_IN pr2_pru1_gpi15
V3 rgmii0_rxd2 1745 0 CFG_RGMII0_RXD2_IN pr2_pru1_gpi14
V4 rgmii0_rxd3 2092 0 CFG_RGMII0_RXD3_IN pr2_pru1_gpi13
W9 rgmii0_txc 1423 0 CFG_RGMII0_TXC_IN pr2_pru1_gpi5
V9 rgmii0_txctl 1433 0 CFG_RGMII0_TXCTL_IN pr2_pru1_gpi6
U6 rgmii0_txd0 1486 0 CFG_RGMII0_TXD0_IN pr2_pru1_gpi10
V6 rgmii0_txd1 1950 0 CFG_RGMII0_TXD1_IN pr2_pru1_gpi9
U7 rgmii0_txd2 1626 0 CFG_RGMII0_TXD2_IN pr2_pru1_gpi8
V7 rgmii0_txd3 1966 0 CFG_RGMII0_TXD3_IN pr2_pru1_gpi7
V2 uart3_rxd 1522 0 CFG_UART3_RXD_IN pr2_pru1_gpi3
Y1 uart3_txd 1204 0 CFG_UART3_TXD_IN pr2_pru1_gpi4
U4 mdio_d 1792 0 CFG_MDIO_D_IN pr2_pru1_gpi1
V1 mdio_mclk 1619 0 CFG_MDIO_MCLK_IN pr2_pru1_gpi0

Manual IO Timings Modes must be used to ensure some IO timings for PRU-ICSS2 PRU1 IOSET2 Parallel Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-209, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Parallel Capture mode for a definition of the Manual modes.

Table 5-209 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.

Table 5-209 Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Parallel Capture mode

BALL BALL NAME PR2_PRU1_PAR_CAP_MANUAL2 CFG REGISTER MUXMODE
A_DELAY (ps) G_DELAY (ps) 12
C14 mcasp1_aclkx 2260 0 CFG_MCASP1_ACLKX_IN pr2_pru1_gpi7
G12 mcasp1_axr0 3213 0 CFG_MCASP1_AXR0_IN pr2_pru1_gpi8
F12 mcasp1_axr1 2365 0 CFG_MCASP1_AXR1_IN pr2_pru1_gpi9
B13 mcasp1_axr10 2590 0 CFG_MCASP1_AXR10_IN pr2_pru1_gpi12
A12 mcasp1_axr11 2933 0 CFG_MCASP1_AXR11_IN pr2_pru1_gpi13
E14 mcasp1_axr12 2280 0 CFG_MCASP1_AXR12_IN pr2_pru1_gpi14
A13 mcasp1_axr13 2281 0 CFG_MCASP1_AXR13_IN pr2_pru1_gpi15
G14 mcasp1_axr14 0 0 CFG_MCASP1_AXR14_IN pr2_pru1_gpi16
B12 mcasp1_axr8 2663 0 CFG_MCASP1_AXR8_IN pr2_pru1_gpi10
A11 mcasp1_axr9 2579 0 CFG_MCASP1_AXR9_IN pr2_pru1_gpi11
D17 mcasp4_axr1 2903 0 CFG_MCASP4_AXR1_IN pr2_pru1_gpi0
AA3 mcasp5_aclkx 3935 1700 CFG_MCASP5_ACLKX_IN pr2_pru1_gpi1
AB3 mcasp5_axr0 3929 2308 CFG_MCASP5_AXR0_IN pr2_pru1_gpi3
AA4 mcasp5_axr1 3931 2345 CFG_MCASP5_AXR1_IN pr2_pru1_gpi4
AB9 mcasp5_fsx 3900 1877 CFG_MCASP5_FSX_IN pr2_pru1_gpi2
D18 xref_clk0 930 0 CFG_XREF_CLK0_IN pr2_pru1_gpi5
E17 xref_clk1 2152 0 CFG_XREF_CLK1_IN pr2_pru1_gpi6