SPRS982H December 2016 – December 2019 AM5746 , AM5748 , AM5749
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
NO. | PARAMETER | DESCRIPTION | MODE | MIN | MAX | UNIT |
---|---|---|---|---|---|---|
RGMII5 | tosu(TXD-TXC) | Output Setup time, transmit selected signals valid to rgmiin_txc high/low | RGMII0, Internal Delay Enabled, 1000 Mbps | 1.05 (2) | ns | |
RGMII0, Internal Delay Enabled, 10/100 Mbps | 1.2 | ns | ||||
RGMII1, Internal Delay Enabled, 1000 Mbps | 1.05(3) | ns | ||||
RGMII1, Internal Delay Enabled, 10/100 Mbps | 1.2 | ns | ||||
RGMII6 | toh(TXC-TXD) | Output Hold time, transmit selected signals valid after rgmiin_txc high/low | RGMII0, Internal Delay Enabled, 1000 Mbps | 1.05 (2) | ns | |
RGMII0, Internal Delay Enabled, 10/100 Mbps | 1.2 | ns | ||||
RGMII1, Internal Delay Enabled, 1000 Mbps | 1.05 (3) | ns | ||||
RGMII1, Internal Delay Enabled, 10/100 Mbps | 1.2 | ns |
In Table 5-118 are presented the specific groupings of signals (IOSET) for use with GMAC RGMII signals.
SIGNALS | IOSET3 | IOSET4 | ||
---|---|---|---|---|
BALL | MUX | BALL | MUX | |
GMAC RGMII1 | ||||
rgmii1_txd3 | C3 | 3 | ||
rgmii1_txd2 | C4 | 3 | ||
rgmii1_txd1 | B2 | 3 | ||
rgmii1_txd0 | D6 | 3 | ||
rgmii1_rxd3 | B3 | 3 | ||
rgmii1_rxd2 | B4 | 3 | ||
rgmii1_rxd1 | B5 | 3 | ||
rgmii1_rxd0 | A4 | 3 | ||
rgmii1_rxctl | A3 | 3 | ||
rgmii1_txc | D5 | 3 | ||
rgmii1_txctl | C2 | 3 | ||
rgmii1_rxc | C5 | 3 | ||
GMAC RGMII0 | ||||
rgmii0_txd3 | V7 | 0 | ||
rgmii0_txd2 | U7 | 0 | ||
rgmii0_txd1 | V6 | 0 | ||
rgmii0_txd0 | U6 | 0 | ||
rgmii0_rxd3 | V4 | 0 | ||
rgmii0_rxd2 | V3 | 0 | ||
rgmii0_rxd1 | Y2 | 0 | ||
rgmii0_rxd0 | W2 | 0 | ||
rgmii0_txc | W9 | 0 | ||
rgmii0_rxctl | V5 | 0 | ||
rgmii0_rxc | U5 | 0 | ||
rgmii0_txctl | V9 | 0 |
NOTE
To configure the desired manual IO timing mode the user must follow the steps described in Manual IO Timing Modes section in the device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more information, see Control Module chapter in the device TRM.
Manual IO Timings Modes must be used to ensure some IO timings for GMAC. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-119, Manual Functions Mapping for GMAC RGMII0 for a definition of the Manual modes.
Table 5-120 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
BALL | BALL NAME | GMAC_RGMII0_MANUAL1 | CFG REGISTER | MUXMODE | |
---|---|---|---|---|---|
A_DELAY (ps) | G_DELAY (ps) | 0 | |||
U5 | rgmii0_rxc | 451 | 0 | CFG_RGMII0_RXC_IN | rgmii0_rxc |
V5 | rgmii0_rxctl | 127 | 1571 | CFG_RGMII0_RXCTL_IN | rgmii0_rxctl |
W2 | rgmii0_rxd0 | 165 | 1178 | CFG_RGMII0_RXD0_IN | rgmii0_rxd0 |
Y2 | rgmii0_rxd1 | 136 | 1302 | CFG_RGMII0_RXD1_IN | rgmii0_rxd1 |
V3 | rgmii0_rxd2 | 0 | 1520 | CFG_RGMII0_RXD2_IN | rgmii0_rxd2 |
V4 | rgmii0_rxd3 | 28 | 1690 | CFG_RGMII0_RXD3_IN | rgmii0_rxd3 |
W9 | rgmii0_txc | 121 | 0 | CFG_RGMII0_TXC_OUT | rgmii0_txc |
V9 | rgmii0_txctl | 410 | 0 | CFG_RGMII0_TXCTL_OUT | rgmii0_txctl |
U6 | rgmii0_txd0 | 483 | 0 | CFG_RGMII0_TXD0_OUT | rgmii0_txd0 |
V6 | rgmii0_txd1 | 335 | 0 | CFG_RGMII0_TXD1_OUT | rgmii0_txd1 |
U7 | rgmii0_txd2 | 330 | 0 | CFG_RGMII0_TXD2_OUT | rgmii0_txd2 |
V7 | rgmii0_txd3 | 522 | 0 | CFG_RGMII0_TXD3_OUT | rgmii0_txd3 |
Manual IO Timings Modes must be used to ensure some IO timings for GMAC. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-120, Manual Functions Mapping for GMAC RGMII1 for a definition of the Manual modes.
Table 5-120 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
BALL | BALL NAME | GMAC_RGMII1_MANUAL1 | CFG REGISTER | MUXMODE | |
---|---|---|---|---|---|
A_DELAY (ps) | G_DELAY (ps) | 3 | |||
C5 | vin2a_d18 | 417 | 0 | CFG_VIN2A_D18_IN | rgmii1_rxc |
A3 | vin2a_d19 | 156 | 843 | CFG_VIN2A_D19_IN | rgmii1_rxctl |
B3 | vin2a_d20 | 223 | 1413 | CFG_VIN2A_D20_IN | rgmii1_rxd3 |
B4 | vin2a_d21 | 169 | 1415 | CFG_VIN2A_D21_IN | rgmii1_rxd2 |
B5 | vin2a_d22 | 43 | 1150 | CFG_VIN2A_D22_IN | rgmii1_rxd1 |
A4 | vin2a_d23 | 0 | 1210 | CFG_VIN2A_D23_IN | rgmii1_rxd0 |
D5 | vin2a_d12 | 147 | 0 | CFG_VIN2A_D12_OUT | rgmii1_txc |
C2 | vin2a_d13 | 480 | 0 | CFG_VIN2A_D13_OUT | rgmii1_txctl |
C3 | vin2a_d14 | 378 | 0 | CFG_VIN2A_D14_OUT | rgmii1_txd3 |
C4 | vin2a_d15 | 562 | 0 | CFG_VIN2A_D15_OUT | rgmii1_txd2 |
B2 | vin2a_d16 | 483 | 0 | CFG_VIN2A_D16_OUT | rgmii1_txd1 |
D6 | vin2a_d17 | 380 | 0 | CFG_VIN2A_D17_OUT | rgmii1_txd0 |