Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
AM574x Sitara™ Processors Silicon Revision 1.0
1 Device Overview
1.1 Features
- Dual Arm®Cortex®-A15 microprocessor subsystem
- Up to two C66x floating-point VLIW DSP cores
- Fully object-code compatible with C67x and C64x+
- Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
- Up to 2.5MB of on-chip L3 RAM
- Two DDR3/DDR3L External Memory Interface (EMIF) modules
- Supports rates up to DDR3-1333
- Up to 2GB supported per EMIF
- ECC supported on primary EMIF
- 2× Dual Arm®Cortex®-M4 coprocessors (IPU1 and IPU2)
- Up to two Embedded Vision Engines (EVEs)
- IVA-HD subsystem
- 4K @ 15fps encode and decode support for H.264 CODEC
- Other CODECs are up to 1080p60
- Display subsystem
- Full-HD video (1920 × 1080p, 60 fps)
- Multiple video inputs and video outputs
- 2D and 3D graphics
- Display controller with DMA engine and up to three pipelines
- HDMI™ encoder: HDMI 1.4a and DVI 1.0 compliant
- 2× dual-core Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS)
- 2D-graphics accelerator (BB2D) subsystem
- Video Processing Engine (VPE)
- Dual-core PowerVR® SGX544 3D GPU
- Secure boot support
- Hardware-enforced root-of-trust
- Customer programmable keys and OTP data
- Support for takeover protection, IP protection, and anti-roll back protection
- Cryptographic acceleration support
- Supports cryptographic cores
- AES – 128/192/256-bits key sizes
- 3DES – 56/112/168-bits key sizes
- MD5, SHA1
- SHA2 – 224/256/384/512
- True random number generator
- DMA support
- Debug security
- Secure software controlled debug access
- Security aware debugging
- Trusted Execution Environment (TEE) support
- Arm TrustZone® based TEE
- Extensive firewall support for isolation
- Secure DMA path and interconnect
- Secure watchdog/timer/IPC
- Two Video Input Port (VIP) modules
- Support for up to eight multiplexed input ports
- General-Purpose Memory Controller (GPMC)
- Enhanced Direct Memory Access (EDMA) controller
- 2-port Gigabit Ethernet switch
- Sixteen 32-bit general-purpose timers
- 32-bit MPU watchdog timer
- Five Inter-Integrated Circuit (I2C™) ports
- HDQ/1-Wire® interface
- Ten configurable UART/IrDA/CIR modules
- Four Multichannel Serial Peripheral Interfaces (McSPI)
- Quad Serial Peripheral Interface (QSPI)
- SATA Gen2 interface
- Eight Multichannel Audio Serial Port (McASP) modules
- SuperSpeed USB 3.0 dual-role device
- High Speed USB 2.0 dual-role device
- Four Multimedia Card/Secure Digital/Secure Digital® Input Output Interfaces (MMC™/SD®/SDIO)
- PCI-Express® 3.0 (PCIe®) subsystems with two 5-Gbps lanes
- One 2-lane Gen2-compliant port
- or two 1-lane Gen2-compliant ports
- Up to two Controller Area Network (DCAN) modules
- Modular Controller Area Network (MCAN) module
- CAN 2.0B protocol with available FD
(flexible data rate) functionality
- Up to 247 General-Purpose I/O (GPIO) pins
- Power, reset, and clock management
- On-chip debug with CTools technology
- 28-nm CMOS technology
- 23 mm × 23 mm, 0.8-mm pitch, 760-pin BGA (ABZ)
![](//collector-Dl82I3Ui.perimeterx.net/api/v1/collector/pxPixel.gif?appId=Dl82I3Ui)