SBASAY6 December 2024 AMC0236
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The high-impedance input buffer on the INP pin feeds a second-order, switched-capacitor, feed-forward ΔΣ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the Isolation Channel Signal Transmission section.
For reduced offset and offset drift, the input buffer is chopper-stabilized with the chopping frequency set at fCLKIN/16. Figure 7-1 shows the spur at 625kHz that is generated by the chopping frequency for a modulator clock of 10MHz.
sinc3 filter, OSR = 1, fCLKIN = 10MHz, fIN = 1kHz |
There are two restrictions on the analog input signal. First, if the input voltage exceeds the value specified in the Absolute Maximum Ratings table, the input current must be limited to 10mA. This limitation is caused by the device input electrostatic discharge (ESD) diodes turning on. Second, linearity and noise performance are specified only when the input voltage is within the linear full-scale range (VFSR). VFSR is specified in the Recommended Operating Conditions table.