SLUS618I August   2004  – December 2014

UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Power Flow Diagram
  5. Revision History
  6. Description (continued)
  7. Device Options
  8. Pin Configuration and Functions
  9. Specifications
    1. 9.1 Absolute Maximum Ratings
    2. 9.2 ESD Ratings
    3. 9.3 Recommended Operating Conditions
    4. 9.4 Thermal Information
    5. 9.5 Dissipation Ratings
    6. 9.6 Electrical Characteristics
    7. 9.7 Typical Characteristics
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1  bq24038 Differences
      2. 10.3.2  Power-Path Management
        1. 10.3.2.1 Case 1: AC Mode (PSEL = High)
          1. 10.3.2.1.1 System Power
          2. 10.3.2.1.2 Charge Control
          3. 10.3.2.1.3 Dynamic Power-Path Management (DPPM)
        2. 10.3.2.2 Case 2: USB (PSEL = Low) bq24030/31/32A/38
          1. 10.3.2.2.1 System Power
          2. 10.3.2.2.2 Charge Control
          3. 10.3.2.2.3 Dynamic Power-Path Management (DPPM)
          4. 10.3.2.2.4 Battery Temperature Monitoring
      3. 10.3.3  Charge Status Outputs
      4. 10.3.4  ACPG, USBPG Outputs (Power Good), bq24030/31/32A/35
      5. 10.3.5  PG Output (Power Good), bq24038
      6. 10.3.6  CE Input (Chip Enable)
      7. 10.3.7  VBSEL Input (Battery Voltage Selection), bq24038
      8. 10.3.8  DPPM Used As A Charge Disable Function
      9. 10.3.9  Timer Fault Recovery
      10. 10.3.10 Short-Circuit Recovery
      11. 10.3.11 LDO Regulator
    4. 10.4 Device Functional Modes
      1. 10.4.1 Sleep Mode - V(IN) < VI(BAT)
      2. 10.4.2 Standby Mode - V(IN) > VI(BAT)and CE (Chip Enable) Pin = Low
      3. 10.4.3 Battery Charge Mode - V(IN) > VI(BAT), Battery Present, CE Pin = High and DPPM Pin Not Floating
        1. 10.4.3.1 Autonomous Power Source Selection, PSEL Control Pin
      4. 10.4.4 Charge Control
        1. 10.4.4.1 Battery Pre-Conditioning
        2. 10.4.4.2 Battery Charge Current
        3. 10.4.4.3 Battery Voltage Regulation
        4. 10.4.4.4 Power Handoff
        5. 10.4.4.5 Temperature Regulation and Thermal Protection
        6. 10.4.4.6 Charge Timer Operation
        7. 10.4.4.7 Charge Termination and Recharge
      5. 10.4.5 Boot-Up Sequence
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Application
      1. 11.2.1 Design Requirements
      2. 11.2.2 Detailed Design Procedure
        1. 11.2.2.1 Selecting the Input and Output Capacitors
      3. 11.2.3 Application Curves
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
    3. 13.3 Thermal Considerations
  14. 14Device and Documentation Support
    1. 14.1 Device Support
      1. 14.1.1 Third-Party Products Disclaimer
    2. 14.2 Documentation Support
      1. 14.2.1 Related Documentation
    3. 14.3 Related Links
    4. 14.4 Trademarks
    5. 14.5 Electrostatic Discharge Caution
    6. 14.6 Glossary
  15. 15Mechanical, Packaging, and Orderable Information

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • RHL|20
サーマルパッド・メカニカル・データ

13 Layout

13.1 Layout Guidelines

It is important to pay special attention to the PCB layout. The following provides some guidelines:

  • To obtain optimal performance, the decoupling capacitor from input terminals to VSS and the output filter capacitors from OUT to VSS should be placed as close as possible to the bqTINY III-series, with short trace runs to both signal and VSS pins.
  • All low-current VSS connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
  • The high-current charge paths into AC and USB and from the BAT and OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
  • The bqTINY III-series is packaged in a thermally enhanced MLP package. The package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board. Full PCB design guidelines for this package are provided in the application note entitled QFN/SON PCB Attachment (SLUA271).

13.2 Layout Example

DS_Layout_slus618.pngFigure 17. Layout Schematic

13.3 Thermal Considerations

The bqTINY III-series is packaged in a thermally enhanced MLP package. The package includes a QFN thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled QFN/SON PCB Attachment (SLUA271). The power pad should be tied to the VSS plane. The most common measure of package thermal performance is thermal impedance (θJA) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient).

The mathematical expression for θJA is:

Equation 11. Q_thetaJA_lus618.gif

where

  • TJ = chip junction temperature
  • TA = ambient temperature
  • P = device power dissipation

Factors that can greatly influence the measurement and calculation of θJA include:

  • whether or not the device is board mounted
  • trace size, composition, thickness, and geometry
  • orientation of the device (horizontal or vertical)
  • volume of the ambient air surrounding the device under test and airflow
  • whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from Equation 12:

Equation 12. Q_P_lus618.gif

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 2. Typically the Li-ion battery's voltage quickly (< 2 V minutes) ramps to approximately 3.5 V, when entering fast charge (1-C charge rate and battery above V(LOWV)). Therefore, it is customary to perform the steady-state thermal design using 3.5 V as the minimum battery voltage because the system board and charging device does not have time to reach a maximum temperature due to the thermal mass of the assembly during the early stages of fast charge. This theory is easily verified by performing a charge cycle on a discharged battery while monitoring the battery voltage and chargers power pad temperature.